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With continuous and aggressive scaling in semiconductor technology,
there is an increasing gap between design expectation and manufactured silicon
data. Research on DFM (Design for manufacturability), MFD (Manufacturing
for Design) and statistical analysis have been investigated in recent years to
bridge design and manufacturing. Fundamentally, layout is the final output
from the design side and the input to the manufacturing side. It is also the
last chance to dramatically modify the design efficiently and economically.
In this dissertation, I present the modeling and optimization work on
bridging the gap between design expectation and reality, improving perfor-
mance and enhancing manufacturing yield. I investigate several stages of
semiconductor design development including manufacturing process, device,
interconnect, and circuit level.
viii
In the manufacturing process stage, a novel inverse lithography technol-
ogy (ILT) is proposed for sub-wavelength lithography resolution enhancement.
New intuitive transformations enable the method to gradually converge to the
optimal solution. A highly efficient method for gradient calculation is derived
based on partially coherent optical models. Dose variation is considered within
the ILO process with the min-max optimization method and the computation
overhead on dose process variation could be omitted. The methods are imple-
mented in state-of-the-art industrial 32nm lithography environment.
After the work in the lithography process stage provides both mask
optimization and post-layout silicon image simulation, my work on the first
non-rectangular device modeling card extends the post-layout lithography to
post-litho electrical calibration. Based on the lithography simulation results,
the non-rectangular gate shapes are extracted and their effect is investigated
by the proposed non-rectangular device modeling card and post-litho circuit
simulation flow. This work is not only the first non-rectangular device mod-
eling card but also compatible with industry standard device models and the
parameter extraction flow.
Interconnect plays a more critical role in the nanometer scale IC design
especially because of its impact on delay. The scattering effect that occurs
in nanoscale wires is modeled and different methods of wire sizing/shaping
are discussed. Based on closed-form resistivity model for nanometer scale Cu
interconnect, new interconnect delay model and wire sizing/shaping strategies
are developed.
ix
Based on the advanced modeling of process, device and interconnect,
circuit level investigation is focused on statistical timing analysis with a new
latch delay model. For the first time, both combinational logic and clock
distribution circuits are integrated together through statistical timing of latch
outputs.
This dissertation studies the new phenomena of nanometer scale IC
design and manufacture. Starting from the designed layout, through modeling,
optimization and simulation, the work moves ahead to the mask pattern and
silicon image, calibrates electrical properties of devices as well as circuits.
Through above process, we can better connect layout with silicon data to
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1.1 The Gap between Layout and Silicon
Semiconductor technology has driven the innovation of our society for
50 years and scaling down following Moore’s Law [7] has shown significant
advantage on performance improvement and cost reduction. As semiconduc-
tor and IC industry is getting more and more mature, the division of labor
is becoming increasing fine. For the process and manufacturing aspect, the
IC development is clearly classified to different levels (as shown in Fig. 1.1).
Most of the engineers only need specialization in the skills and knowledge of
their own levels with a handful of components, which greatly speed up the
development of the industry [1].
Furthermore, such division and specialization are not only acting onto
the knowledge structures of workers in this industry, but also leading the reor-
ganization of the commercial structure as semiconductor industry is becoming
capital-intensive, more and more traditional design and manufacturing compa-
nies such as AMD, TI and so on are becoming more like fabless. The scaling of
IC feature size driven by Moore’s law is less and less financially affordable for
semiconductor manufacturers. Moore is more (in term of investment); Moore
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Figure 1.1: Design abstraction levels in digital circuits [1].
is less [8] (investors). During this process, there is obviously a larger and larger
gap between design side and IC manufacturing side.
The final output of design side is mainly IC layout in electronic files,
while IC manufacturers convert the layout to realistic silicon products. Before
taking the layout out of design side, it is always fast and economic to tune the
design as very this is virtual and stored in computers. However, once IC layout
is taken to manufacturers, mask would be produced for the specific layout and
IC products would be manufactured. It becomes much more expensive to
tune the original layout design to fix the errors. However, with the feature
size’s scaling down, the manufactured products are more difficult to match
their original design target. Fig. 1.2 shows the longer silicon validation during
scaling as the gap between design target and silicon data is getting bigger.
At the same time, when the semiconductor technology moves to nanome-
2
Figure 1.2: Silicon validation takes longer time during scaling [2].
If the green part can be regarded as design side and yellow is the manufacturing
side, the increasing pink bars show the larger and larger gap between layout
design and silicon data.
ter scale with continuous aggressive scaling, lots of new physical effects appear
and challenge the traditional abstraction and approximation. For example,
when the interconnect wires are scaled to nanometers or tens of nanometers,
the Mesoscopic scale effect will cause scattering effect and traditional constant
metal resistivity discovered by Georg Simon Ohm during 1825-30 is not valid
any more. New models of interconnect delay and wire optimization methods
are necessary to be developed to close the gap between estimation at layout
level and measurement of silicon data.
Besides the new physical effects at nanometer scale, process variations
and new manufacturing process are needed to be modeled and optimized. Since
0.25µm, the patterns on wafers are manufactured at a sub-wavelength scale.
Especially, after moving to 130nm in 2000, the lithographic wavelength has
been fixed at 193nm while the critical dimension of silicon patterns has been
scaled to 45nm after four generations. And it is quite possible that for the next
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two coming technology nodes of 32nm and 22nm, the lithographic wavelength
will be still 193nm. Traditional resolution enhancement technologies (RET)
such as OPC (optical proximity correction) and phase shift mask (PSM) are
enough, more advanced resolution enhancement technologies including double
pattern, inverse lithography technology (ILT) and source mask optimization
(SMO) would be critical to push the feature size to smaller scale. During this
processing technology improvement, process variations become more and more
significant.
As the patterns on layout are no longer the silicon image on wafer,
traditional estimation methods based on layout will lead to larger and larger
errors from the post-silicon results. Perfect rectangular poly gates on layout
could be non-rectangular gates on wafers and traditional compact device mod-
els developed for rectangular gates are not valid any more. New techniques
such as stressing strain also induce that the device performance depends on
the layout much more strongly than traditional ways. New models to analyze
this stressing effect and new optimization approach to take full advantages
of stressing effect are important to link the IC layout with silicon data more
accurately and efficiently [9].
Besides the devices and interconnect level challenge from the bigger
gap between layout and silicon, circuit levels are also greatly impacted. For
example, statistical static timing analysis and optimization are investigated
a lot in recent years. Most of these works are focused on standard cells and
combinational logic network. There is also some research on timing analysis
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of clock distribution network with the consideration of process variations of
nanometer scale IC. However, there are very few works to integrate the statis-
tical timing analysis of both combinational logic network and clock network
together. One of the key reasons is because traditional sequential cells were
not well modeled for statistical timing analysis.
In this dissertation, I present new modeling and optimization tech-
niques on bridging the gap between design expectation and reality for perfor-
mance and manufacturability improvement at different stages of semiconduc-
tor technologies including manufacturing process, device, interconnect,h and
circuit level.
1.2 Overview and Contributions of This Dissertation
In the manufacturing process stage, a novel inverse lithography technol-
ogy (ILT) is proposed for sub-wavelength lithography resolution enhancement.
It is computationally efficient and practically compatible to industry standard
as well. New intuitive transformations enable the method to gradually con-
verge to the optimal solution through a highly efficient gradient calculation
derived based on partially coherent optical models. In addition to developing
ILT for nominal process conditions, dose process variation aware ILO is also
developed with min-max optimization and limited computation overhead. The
work is verified by the newest industry 32nm technology. It also shows great
potential to push the most front edge technology by one generation and use
32nm lithography technology to manufacture 22nm IC design.
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The non-rectangular device modeling card extends the post-layout sili-
con image to post-litho electrical calibration. Based on the lithography simu-
lation results, the non-rectangular gate shapes are extracted and their effect is
investigated by the proposed non-rectangular device modeling card and post-
litho circuit simulation flow. My work is not only the first non-rectangular
device modeling card but also has the advantage of compatibility with indus-
try standard device models and the parameter extraction flow.
Interconnect is playing a more critical role in the nanometer scale IC
design especially on delay. The scattering effect of nanoscale wires is modeled
for the interconnecting plan and different methods of wire sizing/shaping are
discussed.
Based on the advanced modeling of process, device and interconnect,
circuit level investigation is focused on statistical timing analysis with a new
latch delay model. For the first time, process variations effects on timing
of both combinational logic and clock distribution circuits can be integrated
together through the statistical timing of latch outputs.
This dissertation discusses the emerging technologies and new phenom-
ena of nanometer scale IC. Starting from the designed layout, by modeling,
optimization and simulation, the work moves ahead to mask and silicon image,
reevaluates devices as well as circuits and connect layout better with silicon
data to reach design and manufacturing closure.
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Chapter 2
Inverse Lithography Optimization for L2S
Optical lithography as one of the most critical process steps from de-
signed layout to manufactured silicon, remains its wavelength at 193nm while
the half pitch in semiconductor process technology is being pushed into tens
of nanometers. Although they have been successful in previous generations
of technology, traditional resolution enhancement techniques (such as OPC)
cannot guarantee the optimality of the mask under increasing manufacturing
variations.
In this chapter, novel inverse lithography optimization (ILO) methods
will be proposed to better connect layout to silicon (L2S). Two transformations
are used to convert the original integer nonlinear programming problem into an
unconstrained continuous optimization problem. The min-max optimization
technique is applied to ILO with dose variations. A series of highly efficient
methods to calculate the necessary gradients at both the normal conditions
and variable dosage conditions are also derived. The algorithms have been
implemented in a state-of-the-art industrial 32nm lithography environment.
Experimental results show that the proposed method is not only very effective
for the current technology node, but also capable of achieving good resolution
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for the next technology node without modifying the lithography environment.
Based on the proposed inverse lithography technologies (ILT), the gap between
design layout and manufactured silicon image would be reduced with not only
more computation efficiency but also better tolerance to process variations.
2.1 Introduction of Lithography and Resolution Enhance-
ment
2.1.1 Scaling and Resolution Enhancement
Optical lithography is a crucial patterning step in semiconductor man-
ufacturing process. The images of the patterned photo-mask are projected
through the high-precision optical system onto the wafer surface, which is
coated with light-sensitive chemical compound, such as photo-resist. The pat-
terns are then formed on the wafer surface after complex chemical reactions
and follow-on manufacturing steps, such as development, etching and deposi-
tion [10, 11].






in which λ is the wavelength of the light source, NA is the numerical aperture
and k1 is an illumination and mask pattern dependent factor which could be
manipulated by the resolution enhancement techniques. Table 2.2 shows the
trend of key lithography parameters in the Rayleigh Criterion in past 30 years
from 1980 to 2008. If the parameters are normalized based on the data in 1997
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Table 2.1: Trend of key lithography parameters.
Year λ (nm) NA fluid n k1 Wmin (nm) DoF (nm)
1980 436 0.166 1 0.8 2101 15713
1984 436 0.28 1 0.75 1168 5450
1988 254 0.166 1 0.6 918 9754
1989 365 0.45 1 0.7 568 1706
1992 365 0.57 1 0.65 416 1023
1993 254 0.5 1 0.6 305 948
1996 365 0.63 1 0.65 377 817
1997 248 0.6 1 0.55 227 620
1999 193 0.5 1 0.6 232 720
2001 193 0.75 1 0.4 103 285
2001 365 0.65 1 0.6 337 760
2002 248 0.8 1 0.45 140 310
2004 193 0.85 1 0.35 79 204
2005 193 0.93 1.44 0.3 62 283
2005 193 0.93 1 0.3 62 153
2006 193 1.15 1.44 0.3 50 168
2008 193 1.3 1.44 0.3 45 118
(about ten years ago), the trend is shown in Fig. 2.1.
Traditionally as resolution R is linear to λ, the feature sizes were scaling
down with smaller wavelengths. However when the VLSI technology pushes
further into nanometer scale, the feasible wavelength of the photo-lithographic
system remains unchanged at 193nm due to technical challenge and cost limi-
tation. Although there have been repeatedly anticipated that extreme ultravi-
olet lithography (EUVL) with the wavelength of 13nm will replace traditional
optical lithography, the availability of EUVL remains uncertain due to techni-
cal challenges and cost issues [12]. On the other hand, the physical limit of dry
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Figure 2.1: Trend of key lithography parameters for scaling down from 1980-
2008 normalized with data in 1997.
lithography of NA is 1.0. The recently introduced immersion lithography has
bigger NA value (1.3) by adopting fluid with high refraction index (n=1.44),
but it is much harder to achieve higher NA values. Thus it is commonly
recognized that k1 remains a cost effective knob to achieve finer resolution.
2.1.2 RET, ILT and SMO
As the unavoidable diffraction become more serious when the gap be-
tween the required sub-wavelength feature size and lithography wavelength
gets bigger, the final wafer images are greatly different from the patterns on
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the mask. In the past few years, resolution enhancement techniques (RETs)
[13] have become necessary in order to achieve the required pattern density
with higher resolution and smaller k1 in Eq. 2.1. One well-known RET is the
optical proximity correction (OPC) [14–16], in which the mask pattern edges
are intentionally shifted and distorted so that the desired image can be formed
on the wafer. Other commonly used RETs are sub-wavelength resolution assist
features (SRAF) [17, 18] and phase-shift masks (PSM) [19].
On the other hand, this particular problem can be considered from
another perspective. Rather than locally perturbing the mask pattern based
on layout pattern to offset the loss, the mask pattern can be treated as the
input to the optical system, and the silicon image as the output. Our task
then becomes how to “design” a mask to form a desired wafer image which is
close enough to the favorite layout. This concept has been proposed for over 20
years [20, 21]. Whereas, the problem itself is often ill-posed in the sense that
more than one input can generate the same output. For modern lithography
system, it can be shown that the size of the search space is well over 21,000,000,
which is even larger than the number of atoms in the observable universe.
There were some early attempts to find a feasible solution to this problem
by using methods such as simulated annealing [22], genetic algorithms [23]
and random pixel flipping [24]. In recent years, the growing challenges facing
sub-wavelength lithography and the ever increasing complexity of traditional
RETs have made this idea more attractive, which is often referred as “inverse
lithography” or “computational lithography”. For example, the feasibility of
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inverse lithography was demonstrated in [25]. A gradient search based method
was proposed in [26] to overcome the excessive computational cost. However,
the cyclic transformation and non-coherence assumption in [26] are hard to
manipulate and non-realistic as it is well-recognized that partially coherent
models are the only acceptable model for the practical optical lithography
system. Furthermore, as the technology is further pushed, manufacturing
variations (e.g., dose and focus variations during the lithograph steps) have
to be taken into consideration. It is challenging to systematically incorporate
the process variations into the traditional RETs.
More advanced lithography optimization such as source and mask co-
optimization (SMO) is presented in [27], which benefits from a new freedom
of light source pattern to be optimized simultaneously during adjusting mask
pattern for high quality silicon image even under process variations. Never-
theless, there is only one light source in the lithography system but millions
of mask pattern windows to be optimized. For the runtime limitation, the
simultaneous optimization would only be reasonable to be applied to the most
critical mask pattern window and light source pattern. For example, SRAM
occupied a large portion of the chip area, SMO should be applied to decide the
best source pattern and SRAM pattern on mask. However, mask optimization
is only possible for the rest of millions of pattern windows as the light source is
greatly fixed. SMO might greatly benefit from new mask optimization method
with higher computation efficiency.
All in all, more advanced resolution enhancement technologies always
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require larger computation effort. The considerable amount of computing
power has to be dedicated to the lithography computation including simula-
tion, optimization and verification. For example, Mentor Graphics has used
multi-processing and multi-threading on workstation clusters [28]. Specific
hardware-accelerated platform for lithography computation has been used by
Brion and ASML [29].
2.1.3 Background of Lithography Computation
A lithography system for semiconductor manufacturing is very compli-
cated, and it is typically made up of four parts: illumination, mask, exposure
and wafer [30]. The typically forward lithograph simulation flow is mainly
made up by two steps: optical model to calculated the light intensity pro-
jected onto wafer and photo-resist etching model to convert intensity into
silicon images on the wafer.
2.1.3.1 Optical model
For the sub-wavelength lithography system is very complicated as the
light through the different spots on the mask would interfere with each other.
Hopkins Equation [31, 32] are generally used for describing the light on top of




T (k + k′,k′) M (k + k′) M∗ (k′) d2k′ (2.2)
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where, I (k) is the intensity in the frequency domain. M (k) is the mask trans-
mission function M(r) in the frequency domain, when k = (kx,ky) denotes
a point in the frequency domain and r = (x,y) denotes a point in the spa-
tial domain. The superscript ∗ denotes the complex conjugation operation.




J (k) K (k + k′) K∗ (k + k′′) d2k (2.3)
where J (k) is the illumination function and K (k) is the projection system
transfer function. TCC is a four dimensional Hermitian and positive-definite
matrix after discretization. Even though there are analytical forms for above
functions, the practical computation of TCC is much more complicated as
other effects such as focus blurring. In the practical approach, TCC just
numerically models the light intensity transmission with complicated physical
phenomenon as well as effect of parameter extraction. For a given set of lithog-
raphy process parameters, TCC will be calculated once and reused repeatly
to calculate light intensity (such as Eq. 2.2).
Singular value decomposition (SVD) is used to truncate the size of TCC














where NT is the grid number on one dimension of TCC matrix. σk are the
eigenvalues and eigenvectors Hk (k
′) are kernels. nK is the number of key
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components (kernels) to be stored after SVD.








σk|Hk (r)⊗ F (r)|2
(2.5)













where h∗,∗,k is the kernel k. As TCC is a four dimensional matrix after dis-
cretization, each kernel is a two dimensional matrix. And the eigenvalue σk
indicates the weight of the corresponding kernel k.
After partially coherent system (Eq. 2.5) is presented, optical models
of complete coherence (Eq. 2.7) and the non-coherence system (Eq. 2.8) are
given as below. They can be regarded as certain degrees of simplification and
approximation of partial coherence. The completely coherent optical system
can be regarded a simple partially coherent system with only one kernel. Then
the non-coherence (or incoherent) optical system assumes that the intensity of
interfering lights is just the linear superposition of all intensity, which omits
the phase properties of the light wave. However the wave-particle duality of
light indicates the phase position is very critical for light to be wave. From the
ILO aspect, optimization based on incoherent or completely coherent assump-
tion always induces a better optimal result than partially coherent system with
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many kernels does. However, after applying the more accurate partial coher-
ence to the so-called optimal solution drawn from non-coherence or completely
coherent simplification, the more realistic result will be very different from its
original value and also far away from the optimal solution.
I (r) = |Q (r)⊗ F (r)|2 (2.7)
I (r) = |Q (r)|2 ⊗ |F (r)|2 (2.8)
2.1.3.2 Photo Resist Model
Analytical models (such as variable threshold resist (VTR) [34] and con-
stant threshold resist (CTR) [35]) are more widely used in practical lithogra-
phy computation, though highly sophisticated photo-resist models are recom-
mended to quantitatively describe the chemical reactions on the wafer surface
[11]. Generally, computation effort on photo resist modeling can be omitted
in the term of intensity calculation with the partially coherent optical model,
and CTR as shown in Eq. 2.9 has acceptable accuracy for most cases [36].
z =
{
1, if I ≥ tr
0, if I < tr
(2.9)
2.1.3.3 Dose and Defocus Variation
Dose and defocus variations are two key variations during lithography
manufacturing process. Dose variation describes the variation from light source
dosage and can modeled by modifying the light intensity on the wafer or the
threshold of photo resist. Defocus variation for depth of focus (DOF) shifting
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is due to wafer non-flatness, auto-focus errors, lens aberrations, focus drift,
stage errors, laser wavelength drift, reticle non-flatness and etc.
Even though dose and defocus separately only have two corners for
minimum and maximum values, the worst cases of pattern edges at different
locations on the silicon images would depend on the different combinations
of defocus and dose variation value. Thus, different from the popular corner
based timing analysis with 4 combination cases of FF/SS/FS/SF, the analysis
of lithography process variations has to traverse a series of dose and defocus
sampling points.
2.1.3.4 Lithography Simulation and OPC Flow
In the typical lithography simulation (as shown in Fig. 2.2), the sim-
ulation area is divided into small simulation windows. In practical approach,
the window size would be micrometer scale while the chip size would be multi
millimeter square. This means the computation with optical model and photo-
resist model would be repeated for millions of times over all mask simulation
windows, while the process to generate kernels under given dose and defocus
variation would only calculated for one time. The computation with optical
model (marked as red in Fig. 2.2) would be runtime critical as photo-resist
computation is typically of O (n) complexity and the complexity of intensity
computation would be from O (nlog (n)) to O (n2) no matter pixel based or
pattern edge based algorithms are adopted. n which typically indicates the
pixels in a simulation windows could also be of million scale in modern high
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quality lithography simulation.
Figure 2.2: Typical Lithography Simulation Flow for Given Process Variation
In the OPC process [37], the mask patter in each window is simulated
and modified under normal condition and then variations of different dose and
defocus sampling points are simulated for process variation band (PV band)
on silicon image (as shown in Fig. 2.3). In this mask generation process, as
there are millions of computation windows, lithography simulation and OPC
engine are runtime critical steps and also marked in red in Fig. 2.3.
2.1.4 Contribution of the Proposed ILO
In this Chapter, a series of inverse lithography methods will be proposed
to better connect design layout to manufacture silicon (L2S) with the context
of practical industry standard. The state-of-art 32nm lithography system is
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Figure 2.3: Typical OPC Flow for one mask window.
investigated and lithography kernels in Eq. 2.4 are generated by commercial
tools with practical process settings where lots of detailed process models (such
as focus blurring [37]) are considered with accurate parameter extraction.
Partially coherent optical system is used in the proposed ILO meth-
ods as it is the only acceptable optical model for industry application. Binary
mask is used as it is valid not only for traditional chrome on glass (COG) mask
but also for some phase shift mask (PSM) after modifying the corresponding
TCC and kernels (such as the 32nm industry lithography system investigated).
Constant threshold resist (CTR) model is applied in this chapter and it could
be extended to VTR models if that is necessary in the optimization process.
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Finally, sum of pixel difference (SPD) is adopted to evaluate the quality of
inverse lithography optimization methods. Though the edge placement er-
ror (EPE) is commonly used as the metric for OPC process, SPD in fact is
equivalent to the total EPE as shown in Fig. 2.4 and Eq. 2.10.




= EPE1 × l1 + EPE2 × l2 + EPE3 × l3






In my proposed methods, two transformations are used to convert the
integer optimization problem to a continuo us optimization problem. Com-
pared to earlier attempts in gradient-based inverse lithography [26], significant
contributions have been made in the following aspects:
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• I use intuitive transformations in the mask transformation, which enables
our method to gradually converge to the optimal solution;
• The proposed methods are derived based on partially coherent optical
models. Calculating gradient for partially coherent optical models is non-
trivial. I developed a highly efficient method for gradient calculation;
• Dose variation is considered into the ILO process with the min-max op-
timization method and the computation overhead on dose process vari-
ation could be omitted.
• The methods are implemented in state-of-the-art industrial lithography
environment. The results show that they are feasible in the industrial
settings.
The proposed inverse lithography methods recasts the existing heuristics-
laden RET methodology into a consistent theoretical framework and produces
manufacturable masks. Such a framework could provide means to maximize
the full potential of the well-proven optical lithography tools. This is also cru-
cial for future resolution enhancement techniques such as double patterning,
because they are built on the basis of lithography-based patterning techniques.
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2.2 Efficient ILO under the Normal Condition
Light source of the same 193nm wavelength has been used to drive the
semiconductor industry from 130nm to 22nm with six generations. As NA
in Eq. 2.1 is hard to increase, different RETs such as OPC, ILT and SMO
becomes more critical and promising to reduce k1 and improve resolution. As
runtime is critical for ILO application to practical lithography system, I de-
veloped an efficient inverse lithography optimization method under normal
lithography condition which is called CORE (computational optimization res-
olution enhancement) [38]. My ILO method not only has good compatibility
with practical industry lithography system but also shows high computational
efficiency and stability.
2.2.1 Cost Function
The problem of inverse lithography can be described as to find a mask
pattern (among a large number of solutions) so that the final silicon image is
as close to a predefined pattern as possible. As illuminated in Fig. 2.4, the sum
of pixel difference is equivalent to the total EPE which is used to describe the
similarity between the favorite pattern and the silicon image of OPC outputs.
For the binary mask or the phase shift mask that could be equivalent to binary
mask, the value at each mask pixel can be either 0 or 1. On the other hand,
the silicon image is also sampled at certain grid, which can be also regarded
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|zj − ẑj| (2.11)
where, ẑj is predefined as the desired silicon image on pixel j and zj is the final
silicon image on that pixel. M and N represent the number of mask pixels on
X and Y dimensions. Vector M = (m1,m2, · · · ,mM×N) represents the mask
pattern while mi is the mask pixel with index i.
In Eq. 2.11, ẑj and zj can only be 0 or 1. For the binary mask setting,
mi can also only be 0 or 1. For given lithography system setting and kernels,
size of pixels in one window is fixed and M and N would be constant. For
most cases and also the adopted 32nm industry lithography system, M = N .
Because it is hard to calculate gradient of the absolute operator |·| and
ẑj as well as zj can only be 0 or 1, operator |·| is converted to square operator
(·)2 in the cost function and the updated cost function in Eq. 2.12 always has




(zj − ẑj)2 (2.12)
As in M = (m1,m2, · · · ,mM×N) mi could only be 0 or 1, and M ×
N could be of million scale in modern sub-wavelength industry lithography
system, the optimization problem of Eq. 2.12 would be integer optimization
problem for millions of integer variables. With search space size over 21,000,000,
any brute-force method will quickly become intractable.
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2.2.2 Transformations from Z to R
After converting SPD in Eq. 2.11 to cost function in Eq. 2.12, transform
the original problem to a continuous optimization problem will be meaningful,
especially the optical system is inherently continuous and the light intensity
onto the photo-resist is also continuous. However, the photo resist model in
Eq. 2.9 is discrete and the continuous property is lost from intensity to silicon
image. Here based on constant threshold model of photo resist (Eq. 2.9), a
Heaviside function is adopted as follow:




where Ij is the intensity projected onto the photo resist at pixel j and zj
is the silicon image on wafer on the same pixel with index j. Coefficient tr
works as the photo-resist threshold. The coefficient α1 defines the slope of
the photo-resist model. It has been demonstrated in [36] that this constant
threshold photo-resist model can predict the results accurately. The parameter
α1 determines the “sharpness” of the function. The bigger value of α1, the
closer it is to the step function. Furthermore, the Heaviside function S1 (·) is
always a C1 function (with continuous first-order derivatives) which is favorite
in many optimization methods.
To realize an efficient inverse lithography optimization, besides trans-
forming the discrete CTR model to the continuous Heaviside function, millions
of integer variables as mask pixels is still too excessive to do integer optimiza-
tion. As the pixels on mask are discrete and there are only two available values
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0 and 1 for binary mask (or alternative mask), it is reasonable to convert the
original discrete mask M to a fictitious mask Θ which is not only continuous
but also in the whole R space. Furthermore, as the size of Θ is the same to
M, one-to-one mapping, C1 function and adjustable approximation would be
favorite properties. A cyclic function mi = (1 + cos (θ))/2 is used in [26] to
transform discrete mask to continuous. However, it is not one-to-one and the
“sharpness” is not tunable. In my ILO method, another Heaviside function is
used:




where mi is the discrete mask with value 0 or 1 on pixel i and θi is the
unconstrained variable of (−∞, +∞) for transformation.
With S2 (θi; α2), original {0, 1} mask in integer space will be converted
to (0, 1) and then transformed to the whole real space R. From {0, 1} to
(0, 1), we obtain continuity; from (0, 1) to (−∞, +∞), constrained optimiza-
tion becomes unconstrained. Moreover, one-to-one mapping, C1 continuity
and adjustable “sharpness” are also available. Fig. 2.5 shows how to tune
“sharpness” with parameter α2 in Eq. 2.14.
As discussed in 2.1.3.1, based on Hopkins Equation [32] and partially
coherent system, the relationship between intensity and the fictitious mask
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Figure 2.5: The Heaviside function to transform original discrete mask to
continuous values with whole R.
can be derived from Eq. 2.6 and Eq. 2.14 as follows,





















where Ij is the intensity on pixel j, and it is decided by all the mask pixels
around it indexed by i, and nK is the number of kernels to be considered in
the partially coherent system.
After applying the Heaviside functions in Eq. 2.5 to the cost function
in Eq. 2.12, a new cost function to quantify the goodness of the mask would
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be:




= f (Θ) =
MN∑
j=1
























where Θ = [θ1, θ2, ...θMN ] defines the fictitious mask with M ×N pixels.
2.2.3 Steepest Descent Method for Partially Coherent Lithography
In order to find Θ solution for the optimal object function f , the steep-
est descent method is applied to continuously modify Θ alone the direction
pointed by the gradient. Therefore, an efficient method for gradient compu-
tation is critical for the steepest decent method. In this part, an efficient
calculation for gradient would be first developed for partially coherent lithog-
raphy system.















where operator ∗ donates complex conjugate, and for any complex number c,
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Note that the most inner summation actually defines the field at loca-








Ek = E∗k = h∗∗k ⊗m∗ = h∗∗k ⊗ S2 (θ∗) (2.23)
where Ejk is the field of kernel k on pixel j and Ek is the field matrix from






























pjEjk = 2Real{hpjE∗jk} = 2Real{h∗pjEjk} (2.26)
Where Real{·} donates the real part of a complex number. The term Cpk can
be calculated very similar to the calculation of field Ejk from kernel k though
we have to conjugate the kernel hpjl or the filed Ejk. we can follow the same
procedure of convolution and calculate all of them in one operation, rather





















[S ′1(zj − ẑj) (Ejk)∗] · hpjk
}
(2.28)






2 (θp), and Ejk =
∑MN
i=1 (hijkmi) can be reused as it
is calculated and stored during of silicon image computation. Be aware that
S ′1 is indexed by j and must be kept inside of
MN∑
j=1
[(zj − ẑj) S ′1 (Ejk)∗] · hpjk,
while S ′2 is just a function of θp which is only indexed by p and so S
′
2 could be
taken out of the summary.
And the gradient of all pixels (the Jacobian matrix) is shown as follows:
∇f = 4 ·
nK∑
k=1
σk · S ′2 ¯Real
{[




where operator ⊗ is the inner product and it computation complexity for
matrices is O (n).
Hereby, we can see that the computation of the gradient matrix ∇f
could be very efficient as the key calculation is finished with only one more
convolution which has the same complexity for the forward simulation of silicon
image.
After getting the gradients, there are ways to do decant searching and
update Θ from step (ω) to (ω + 1). One of the most straightforward ways is
the steepest decent method as:
Θω+1 = Θω − α3 · ∇fω (2.30)
where α3 is some small positive number specified by the users.
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2.2.4 Complexity
Even though the two transformations succeed to convert integer opti-
mization into unconstrained continuous optimization, without efficient calcu-
lation of gradient for the practical partially coherent lithography system, the
inverse lithography optimization is still not practical for state-of-art industry
application. Eq. 2.18 shows the most straightforward gradient for each pixel.
Generally, to calculate the intensity on one pixel, the computation complexity
is O (n); for the intensity of all pixels, the complexity is O (n2) which is also the
complexity to calculate the cost function as photo-resist model is very local;
the gradient of cost function over one pixel can be O (n2) but the Jacobian for
all pixels would be O (n3). For a computational window with M×N pixels, the




with O (n3) complexity. As MN would be of million scale, after converting
integer optimization into unconstrained continuous optimization, complexity
is reduced from scale of 21,000,000 to 1, 000, 0003, but still not affordable for
industry application.
Eq. 2.19 and 2.20 help to avoid one sum of all pixels and the gradient
of one pixel in Eq. 2.21 is still of O (n2) complexity while the computation is
more effient. With the reuse the computation result of field matrix in Eq. 2.23,
Eq. 2.28 would have O (n) complexity for each pixel and Eq. 2.29 would have
O (n2) complexity at most for all pixels. As the computation of the field
matrix in Eq. 2.23 has also O (n2) complexity at most. Therefore, The O (n3)
complexity problem is successfully decomposed to two independent problems
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Table 2.2: The complexity to calculate Jacobian.
Methods Complexity
Original O (n3)
Mask transformation O (n3), more efficient
Reuse light field O (n2)











O (n log n), more efficient
with O (n2) complexity.
Furthermore both of the two O (n2) complexity problems are based on
matrix convolution which can be reduced to O (n log n) after using FFT to
replace direct convolution. Eq. 2.29 also has a few inner production operators
¯ which are not critical as the complexity is O (n). So the overall complexity at
each step of computing gradients is O (MN log (MN)). Many contemporary
FFT packages are highly efficient. For example, using FFTW [40], the FFT
of 2M floating point variables only takes about 60 milliseconds on a typical
x86 architecture computer, while a gradient calculation takes merely seconds
to complete.
2.3 Dose Process Variation Aware ILO
The aggressive scaling down has pushed the manufacturing process to
combined use of high NA as well as low k1 factor, and induced significant
shrinking of tolerable lithography process window. In quite a few research and
EDA tools of OPC and lithography verification, the process variations have
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been considered [37, 41–44]. However, there are very limited publications on
process aware inverse lithography [27].
Dose process variation aware inverse lithography optimization (ILO)
would be discussed in this section. To keep the efficiency of computation and
optimization, we used continuous mask ILO, constant threshold resist (CTR)
model, linearity approximation of intensity-dose relation, first order approxi-
mation between cost function and dose variations, and min-max optimization
techniques. The optimization target is to make the final mask generate silicon
image as close as possible to layout even at the specific dose-defocus variation
corners (worst cases).
2.3.1 Model of Dose Variations
Different from the depth of focus variations, the basic physical model
of dose variation is simple and straightforward if we ignore the aberrations
caused by lens heating. Moreover, if we regard dose variation as the first order
approximate impact of different kinds of process variations onto CD as [45],
the linear model of effective dose variation shown as below will be reasonable.
I = I0 · (1 + δd) (2.31)
where δd = ∆d/d0 is the relative dose variations. For each pixel, it is,
Ij = Ij,0 · (1 + δd) (2.32)
• There the variation of dose is constant over the whole simulation window,
meaning there is no within-window dose variation.
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• Constant threshold photo-resist (CTR) model is used.
The assumptions above are also shown in Fig. 2.6. The intensity is a continuous
function at location x, and its intersection with CTR0 is the location of pattern
edge and decides critical dimension (CD). The original light intensity is I0,
constant photo-resist threshold is CTR0 and the corresponding pattern edge
is x0. If there is dose variations, the light intensity might change to I and
the edge will move to x1. A new CTR with the same intensity I0 will move
the edge from x0 to x2. By tuning CTR, x2 can overlap with x1. Therefor to
get the wafer image under dose process variations, modifying and calibrating
current intensity I or photo-resist threshold CTR are equivalent.
Figure 2.6: CD variations caused by dose uncertainty.
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2.3.1.1 Recalculate Wafer Image with Dose Variation
As shown in Fig. 2.6, the dose variations will cause the shift of intensity
(from the black solid line to the red dash line) and also movement of pattern
edge (from x0 to x1). The original edge is at x0 where intensity I is equal to
constant threshold resist CTR0, where I0 (x0) = CTR0. When there is dose
variation, the new location of edge x1 is calculated by
I (x1) = CTR0 (2.33)
where
I (x1) = (1 + δd) · I0 (x1)





Instead of shifting intensity, we can also to move the photo-resist thresh-
old from CTR0 to a new value while keeping the intensity to be the same. If
the new location x2 is decided by:
I0 (x2) = CTR (2.35)





x2 calculated from Eq. 2.35 will be equal to x1 from Eq. 2.34.
Therefore in order to calculate the wafer image with dose variations,
there is no difference to modify intensity or CTR. However, in the rest of
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this section, I will show that the two methods might be slightly different in
calculating gradients for min-max problem optimization.
2.3.1.2 Introduction of Min-max Optimization
Besides statistical optimization [46, 47], Min-max optimization [48, 49]
is also used widely to circuit optimization [50]. The min-max optimization
problem in inverse lithography optimization with dose and defocus process
variations can be expressed in Eq. 2.37.
min max
M
{f (M ; δd, δf )} = min
M
{Fmax (M ; δd, δf )} (2.37)
where
Fmax (M ; δd, δf ) = max
δd,δf
{f (M ; δd, δf |δd = δd,i, δf = δf,i )}
The min-max optimization for the process variation window can be
divided into two steps: 1. calculate maximum cost function Fmax through
all process corners; 2. do mask optimization based on Fmax. As shown in
Fig. 2.7(a), among the blue and red lines under different dose variations, only
the solid blue line and the solid red line do matter to this min-max optimization
as they compose the Fmax curve shown in black dash line. The intersection of
the blue and red solid lines is the singular point and when the mask optimiza-
tion reach around the singular point, the converging process might be very
slow as the oscillating trend shown in Fig. 2.7(b) [49]. In [49], the min-max
optimization is divided into two steps: 1. first-order optimization when the
solution is far away from singular [48]; 2. approximate second-order for singu-
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lar solution. There are several times of switching between above two methods
during the min-max optimization [49].
(a) Cost function curves at different
dose variations.
(b) Oscillation around the singular
point.
Figure 2.7: Min-max optimization for different dose variations.
Because it is more critical to find the worst cases over the whole dose variation
window rather than all the red and blue curves of cost function, only the
contour with the dash black line needs to be optimized. Vector M is to indicate
the combination of all mask pixels.
Even though the above min-max optimization technique has been suc-
cessful used for some microwave circuit optimization [50], there is very limited
work on the min-max problem for process variation window based ILO. In
process window aware ILO, variables δd and δf in max part (Fmax) are inde-
pendent to the continuous mask optimization in min part. While the dose
process variation models are mature (Eq. 2.31), there are no accurate and re-
liable models for defocus variations. Currently, TCC and kernel sets for each
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depth-of-focus have to been modeled separately. [42] models the defocus pro-
cess variation’s impact on silicon image as quadratic functions, however there
is not way to guarantee the model error boundary. Thus in the following parts,
the min-max optimization will focus on dose variation aware ILO for mature
and reliable dose variation model is available.
As shown in Fig. 2.8(a), Fmax is made up of two functions fdose=d max
and fdose=−d max. At the intersection, it is the singular point [50], and as shown
in Fig. 2.8(a), around singular point the converging process would be much
slower for its oscillating gradients.
(a) Sharp transform of maximum
cost function curve around a singular
point.
(b) Maximum cost function curve is
smoothed by S′3 function.
Figure 2.8: Gradient searching iterations around a singular point.
One potential solution to deal with the converging issue is to do some
smoothing around the singular point. As shown in Fig. 2.8(b), when the
gradient searching is close to the singular point, based on the smoothed cost
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function, the recalculated gradients would be smaller and the contribution of
ζd in 2.47 to the total gradients would be depressed, and the oscillation around
singular point would be reduced.
2.3.2 Dose Variation Window Aware ILT
In this part, dose variation aware inverse lithography optimization will
be presented. In forward lithography simulation with the consideration of dose
variations, there is no wafer image difference to modify lithography intensity
or the photo resist threshold in CTR. However, in the inverse lithography min-
max optimization. The gradients from modifying CTR and intensity will be
different. The gradient for ILO with dose variations based on CTR will be
first presented, then the gradient based on intensity will be deducted, between
which certain difference could be identified. Whereas the choice of the right
gradient for min-max optimization is dependent on the parameter extraction
and calibration of dose variation. Fundamentally, dose variation is an equiv-
alent expression of first order (linear) effect of lithography process variations.
In the following experiment part, ILO gradient with dose variations would be
based on the intensity change caused by dose variations.
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2.3.2.1 Using Equivalent CTR in Min-max Optimization for Dose
Variation Window
As shown in 2.35, the wafer image difference caused by dose variations





Based on the above dose variations induced threshold model, the cost
function under dose variations in 2.44 would become:
f ' f0 + 2δd ·
MN∑
j=1
S ′1 · (zj,0 − ẑj) · tr0 · (1 + δd)−2 (2.39)
and 2.46 will be,






S ′1 · (zj,0 − ẑj)
∣∣∣∣∣ (2.40)
where tr0 is the threshold of resist at nominal condition without dose variation.
And 2.47 will be:





















where ζt is different from ζd in 2.48:
ζt = tr0 · S ′3 · (S ′′1 ¯ (zj,0 − ẑj) + S ′1 ¯ S ′1) (2.42)
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2.3.2.2 Estimation Maximum Cost Function with Dose Variations
After putting dose and defocus variations into consideration, the cost
function in Eq. 2.16 at certain process corner is changed to,
f = f (M; δd, δf ) =
MN∑
j=1
(zj (M; δd, δf )− ẑj)2 (2.43)
If we only consider the dose variations, based on Eq. 2.32 and first order
approximation, we have
f = f0 + 2δd ·
MN∑
j=1
S ′1 (zj − ẑj) Ij (M; 0, 0) (2.44)
where
f0 = f (M; 0, 0) =
MN∑
j=1
(zj (M; 0, 0)− ẑj)2 ≥ 0 (2.45)
.
Thus, Fmax is,




S ′1 (zj − ẑj) Ij (M; 0, 0)
∣∣∣∣∣ (2.46)
where we assume δd ∈ [−δd,max, δd,max] and at nominal condition, δd = 0.
2.3.2.3 Min-max Optimization for Dose Variation Window
Based on Fmax, the gradient of matrix of ∇Fmax would be calculated to
replace ∇f in Eq. 2.29.




σk · 4 · S ′2 ¯Real
{
[S ′1 ¯ (zj − ẑj) + δd,max · ζd]¯ E∗jk ⊗ hpjk
} (2.47)
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where, ζd is introduced for the optimization at dose variation corners. It is,
ζd = S
′
3 · (S ′′1 ¯ (zj,0 − ẑj)¯ Ij,0 + S ′1 ¯ S ′1 ¯ Ij,0 + S ′1 ¯ (zj,0 − ẑj)) (2.48)
S3 is the absolute function.
S3 (x) = |x|





1 x > 0
0 x = 0
−1 x < 0
(2.49)
And smoothing function can also been used to replace absolute function
to get continuous gradient. Then S3 would be,






)− x ∼= |x| (2.50)




S3 (x; α4) = 3− 4
1 + e2α4x
(2.51)
The detailed mathematic deduction can be found in Appendix 1.3.
The optimization process of inverse lithography are divided into two
parts: global and detail ILO. In the global part, ILO is to get reasonable
results roughly close to the optimal solution. In the detail part, the solution
under nominal condition is close to the optimal (cost function of f0 would not
be too big). The dose process variation window based ILO is finished in the
detail part.
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2.3.2.4 Complexity of Min-Max Optimization with Dose Variations
As shown in Eq. 2.48, the computation ζd is made up of inner multipli-
cation and the complexity is n. As there is only one convolution in Eq. 2.47,
the total computational complexity of gradient in min-max optimization could
be n log n, the same to Eq. 2.29.
2.4 Experimental Results
In this section, experimental results will be presented including mask
optimization in both the normal condition and variable dosage conditions.
2.4.1 Mask Optimization of 32nm M1 Technology
The proposed mask optimization method has been implemented in a
state-of-the-art industrial lithography environment at 32nm node. Partially
coherent models of the lithography system are used. The optimization proce-
dure is implemented in C, using FFTW [40] as the Fast Fourier Transformation
engine. The first example is the lower layer metal routing from an industrial
design. Fig. 2.9 shows the intended target.
After the completion of our optimization steps, the final light intensity
on the wafer surface is shown in Fig. 2.10, which translates into the final binary
wafer image shown in Fig. 2.11.
The final mask is shown in Fig. 2.12. Note that the mask is drastically
different from a mask generated by traditional RET techniques. There is a
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Figure 2.9: Case #1: 32nm layout of metal 1 layer.
Figure 2.10: Case #1: 32nm intensity distribution of metal 1 layer the pro-
posed ILT.
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Figure 2.11: Case #1: 32nm silicon image of metal 1 layer after using the
proposed ILT.
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thin vertical bar on the right hand side of the mask which is to facilitate the
printing of the true vertical wiring in the target. To some extent, it is very
similar to a SRAF. However, the traditional SRAF is added by applying rules,
and the bar in our mask is automatically generated by the optimization.
Figure 2.12: Case #1: 32nm mask of metal 1 generated by the proposed ILT.
final mask generated by the optimization process. Note many small extra
features which function as SRAF but are automatically generated by the op-
timization routine.
The convergence of the objective function F is shown in Fig. 2.13. For
this particular example, it takes approximate 180 iterations to achieve conver-
gence. The first 10% iterations achieves most of the error reduction.
The second example is a denser pattern on the metal layer. The target
is shown in Fig. 2.14 and the light intensity of the final mask is shown in
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Figure 2.13: Convergence of the algorithm for Case #1.
Fig. 2.15.
Figure 2.14: Case #2: 32nm layout of metal 1 with denser pattern.
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Figure 2.15: Case #2: 32nm intensity distribution of metal 1 from the final
mask calculated by the proposed ILT.
2.4.2 Mask Optimization of 22nm M1 Layout with 32nm Technology
Finally, we demonstrate a “pushed” example. It is artificially generated
by scaling pattern shown in the first example so that it mimics the design of
the next generation technology. In other words, we are trying to use 32nm
lithography tool to print a 22nm layout design. The target is shown in Fig. 2.16
and the final wafer image is shown in Fig. 2.17.
As shown in Fig. 2.17, the results coincide well with the designed layout.
This indicates that even the lithography wavelength remains constant, theo-
retically inverse lithography can push the technology one generation ahead.
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Figure 2.16: Case #3: pushed targeting layout.
Simple scaling of the target shapes from the Generation N to Generation N+1.
2.4.3 Dose Variation Window Aware ILT for 32nm M1
Based on a given dose variation window, the dose variation aware ILT
has been applied. Fig. 2.18 shows the decreasing of cost function. The first
part before iteration #520 of ILT is based on normal condition without dose
variations. After that, during detail ILO, dose variation window aware ILT is
applied. The jump of cost function around iteration #520 after considering
dose variations window shows the different of cost function between normal
and dose process window condition. After applying dose variation window
aware ILT, the cost function of mismatching between layout and silicon image
is obviously reduced also at dose variation corners.
The details around iteration #520 during the period that dose variation
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Figure 2.17: Case #3: silicon image from the final mask.
The proposed ILT is applied to extend 32nm lithography technology to 22nm
layout design.
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window aware ILT is applied are shown in Fig. 2.19. As the cost function is
changed and optimization strategy is modified, there are some obvious swing
of cost function. These swings shown the difference between normal condition
ILT and dose variation window aware ILT.
Figure 2.18: Case #4: Cost function decline of dose variation window based
ILO.
The first part before iteration #520 is global optimization without dose varia-
tion consideration; the second part is detail ILO where process corners of dose
variation are considered.
2.5 Summary
In this chapter, we present an efficient inverse lithograph optimization
method for deep sub-wavelength lithography. The method utilize two trans-
formations and steepest descent to achieve good convergence speed. We also
derived a method to efficiently calculate the gradient using FFT. The exper-
imental results in state-of-the-art industrial lithography environment demon-
strate that the method is highly effective.
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Figure 2.19: Case #4: details of cost function decline of dose variation window
based ILO.
The oscillation of cost function becomes dramatic after dose variations are
considered in detail ILO.
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Chapter 3
Devices with Non-rectangular Gates
3.1 Challenges of Nanoscale Devices
The continuously scaling down guided by Moore law has driven device
feature size to nanometer scales with lots of advanced processing technolo-
gies. Two kinds of challenges would be remarkable for the nanoscale device
modeling and optimization: some traditional non-critical issues of large scale
(sub-micrometer) would become significant at nanometer scale; new process
technology needs to be modeled and embedded to the optimization strategy.
In this chapter, research on both above aspects would be investigated.
Non-rectangularity of device’s gates caused by gate roughness and so
on. has been investigated for sub-micrometer scale devices. However, as the
gate roughness and other non-rectangularity could not scale down with the gate
length, their impact on nanoscale device performance is becoming notable. In
this chapter, non-rectangular gate would be investigated and a compact model
and simulation flow for non-rectangular gates would be first proposed.
The non-rectangularity is not only from gate roughness but also caused
by adopting sub-wavelength lithography technology. With scaling down to
sub-wavelength technology node such as 65nm, 45nm, 32nm, 22nm and below,
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even after advanced lithography technologies, e.g. optical proximity correction
(OPC) and double pattern, the gate may still be non-rectangular. There are
several limited works on the device and circuit characterizations for the post-
OPC non-ideal-shape silicon images. However, most of them target to find
the equivalent gate length (EGL). Different EGLs have to be used for timing
and leakage, and thus it is hard to to be used for coherent circuit simulations.
Thus, I proposed post-litho device model of non-rectangular gates and circuit
simulation.
As scaling down on feature size has been more difficult, another ad-
vanced techniques to improve device performance are adopted. Strained silicon
is one of the most widely used processing techniques in nanoscale IC manu-
facturing. By stressing the silicon in channels, the mobility of both NMOS’s
electrons and PMOS’s cavities can be significantly improved. When stressing
engineer is used for strained silicon, the size of the active area might greatly af-
fect the mobility of cavities and electrons. An optimization strategy of strained
silicon PMOS at detail placement step is first proposed in my DATE paper
and would be also discussed in this chapter.
3.2 Motivation of Post-Litho Device Modeling for Non-
Rectangular Gates
After moving to nanometer scale dimensions with higher densities, IC
technology is challenged by the rapidly reducing printability of fine litho-
graphic patterns with rectangular shapes due to the fundamental limitation of
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both microlithography systems and process variations. As 193nm lithographic
system is still used to print critical dimension (CD) of 65nm (and likely 45nm,
32nm or even below feature size [51]) with the difficulty of applying electron
beam or 157nm lithography into mainstream in near future [13, 52, 53], various
resolution enhancement techniques (RET), including optical proximity correc-
tion (OPC) [15, 16], phase shift mask (PSM), off-axis illumination (OAI) and
double pattern are applied to push the lithographic systems to their limits [52].
Even with extensive RETs, the gate shapes may still be away from perfect
rectangles which affect the timing of the whole chip [54]. Meanwhile, different
process variations, such as dose, focus, etching variations, mask alignment er-
ror, can push the manufactured silicon image (SI) of the gate even further away
from the design-intended rectangle layout. Moreover, after photo resist ashing
[55–57] (also called oxide lateral etching [58] or resist thinning [59]), constant
absolute value of gate length roughness will account for much bigger ratio re-
lated to the reduced gate length. In fact, as the channel region is determined
by the interfaces between dopant profiles of channel and source/drain under
the poly gate, the recent paper [60] has shown that even under rectangular
gate, the channel region may be seriously still non-rectangular, which makes
the rectangular gate effectively non-rectangular. As the continuous shrinkage
of feature sizes, non-rectangular gates and channels are unavoidable due to the
limitation of manufacturing process and have to be dealt with and simulated
carefully.
The electrical and performance impact of the non-rectangular gate
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shape has received a lot of research attention recently. It was first treated
as random variations on the edges of the gate, i.e., line edge roughness (LER)
[60–64]. The devices with LER can be simulated by 3-D TCAD (process sim-
ulation) methods but they are too slow to be performed for circuit level sim-
ulations and optimizations. A commonly used technique is gate slicing which
applies 2-D TCAD to study LER [62, 63]. As the non-rectangular of channel
shape is mostly decided directly by the gate shape, the non-rectangular gate
can be directly used to predict the channel shape. Recent works [65–67] use
gate slicing and equivalent gate length (EGL) methods to simulate the impact
of non-rectangular gate shapes in SPICE, which are much faster than TCAD
software. Two EGLs of each device are defined to replace the original uniform
gate length set on layout: ON EGL for timing issues when the device is turned
on and OFF EGL for leakage issues when the device is cut off.
Although ON/OFF EGLs can well model a non-rectangular device in
either of its two specific working states, they are hard to be used for coher-
ent circuit simulations in practice, since it is often difficult to tell when and
which devices are absolutely on or off for complicated cell schematics, thus it
is hard to choose the right EGL for circuit simulation. Another limitation of
these EGL works [65–67] is that they only studied the performance difference
between non-rectangular and ideal rectangular gates. In fact, device mod-
els, such as BSIM3 [68], BSIM4 [68], and PTM [69], and their parameters are
based on and extracted from the real devices which are made up of certain non-
rectangular shapes. So the impact of gate shape with certain non-rectangles
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on device performance has been already included in the device modeling pro-
cess [67]. Performance simulations of gates between different non-rectangular
shapes are necessary and crucial, otherwise the impact of non-rectangular gate
shape may be overestimated.
As an essential bridge between manufacturing process and the circuit
design, all of the widely used compact device models [70] nowadays such as
BSIM [68] and PTM [69] are based on physical model for rectangular devices.
As the device is rectangular, the roughness along the gate width dimension
is omitted, and the 3-dimensional device is abstracted to 2-dimensional with
only X (along the gate length) and Z (vertical to the surface of gate). EGL,
modeling one single parameter of above 2-dimensional compact models, is very
difficult to fully catch effect of non-rectangular gate shape with compact device
models for SPICE simulation.
In this chapter, I will propose a novel unified non-rectangular device
compact model and circuit simulation methodology [71]. This is the first 3-
dimensional post-lithographic device compact model. Different from previous
works revaluing some specific parameter such as gate length, our work modifies
the whole range of drain-source current model which is much more accurate
than the two EGLs of ON and OFF states. Meanwhile, the impact of non-
rectangular gate shape during parameter extraction of device model (BSIM or
PTM) can be considered. Moreover, as an additional device modeling card, it
is based on I-V properties of the devices, and thus it is compatible to current
2-D compact models and can be integrated with any existing device models
57
for post-lithography device/circuit simulation.
3.3 Preliminaries on Gate Slicing
In this section, the gate slicing method is presented. With the consider-
ation of narrow width effect during gate slicing and current calculation, a new
drain-source current can be calculated according to the current combination
formula Eq. 3.1. Previous EGL methods are extracted from the new current
under some specific working states as shown in last part of this section.
Ids (SI, Vds, Vgs) =
n∑
i=1
Ids,i (Li, ∆Wi, Vds, Vgs) (3.1)
3.3.1 Slice the Gate
In the practical physics world, the manufactured gates are never rect-
angles with a uniform channel length and width, and with constantly scaling
down, the non-rectangularity of gate shape is getting more and more impactive.
As the channel width is much bigger than channel length in nanometer designs,
the relative variations of channel width are much smaller than that of channel
length. As [66], the equivalent channel width is calculated according to the
same gate shape area at the width edge of the channel.
Previous LER papers [62, 63] have shown that slicing is a reliable method
to simulate the channel length variations within a gate. And many post-OPC
EGL papers [65–67] use this slicing method to study the impact of OPC.
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After layout is designed and OPC is finished, the silicon image of each
gate can be obtained as shown in Fig. 4.10(a). As the diffusion area is much
bigger than the poly gate, the SI of the diffusion area is closer to rectangle after
RET. Set W0 as the channel width. Then in the second step, the gate is sliced
into small pieces vertical to the channel width direction (Fig. 4.10(b)). Each
slice of the gate represents a single device with different channel lengths as
shown in Fig. 4.10(c). In this way, one big non-rectangular gate is converted
into a series of parallel small rectangular gates. There is some approxima-
tion during this process as the current flows at different gate width locations
between source and drain are not paralleled to each other. With limited non-
rectangularity of gate shape, the approximation is widely adopted [63, 65–67].
3.3.2 Narrow Width Effect
If the width of slice i in Fig. 4.10 is ∆wi, the length is Li, the single
device of slice i can be simulated by SPICE software. As the slicing process
is just an artificial method, during the simulation of rectangular gate, Li is a
constant value of original gate length L0 and the sum of ∆wi will the original
width W0. Slicing should have no impact on the device simulation results
(Eq. 3.2).
Ids (L0,W0, Vds, Vgs) =
n∑
i=1
Ids,i (Li, wi, Vds, Vgs) ·∆wi/W0 (3.2)
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Figure 3.1: Slicing of a non-rectangle/non-uniform gate shape.
(a) The device with a non-rectangular gate; (b) Slice the non-rectangular into







Fig. 3.2 shows the IV curve of one NMOS with constant 65nm gate
length and 2µm width based on device model of PTM [69]. The solid black
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lines are direct SPICE simulation without the slicing, and the red dash lines
are the sum of one hundred of parallel small devices with 20nm gate width after
slicing. As the NMOS gate is rectangular, the curves of two simulations should
be identical. However, with the impact of narrow width effect, the IV curves
of the same device between with and without slicing are largely different.
Without careful consideration, narrow width effect will accumulate over all
device segments after slicing and cause serious error as shown in Fig. 3.2.
















Figure 3.2: Impact of narrow width effect during slicing.
One way to eliminate the narrow width effect is to simulate two devices
with width of (W ′+∆wi) and W ′, and use the current difference for the current
of the sliced device [66], where W ′ is a large device width. The disadvantage of
this method is that when ∆wi is not small enough or constant W
′ is different
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from gate width for simulation, the contribution of narrow width effect can
not be as accurate as the original.
In this work, to accurately simulate the impact of narrow width effect,
instead of widening the width of each slicing device to W ′, its original size W0
is used. Then the drain-source current of each slice (Ids,i (Li, ∆wi, Vds, Vgs))
is calculated by Ids,i (Li,W0, Vds, Vgs) ·∆wi/W0. In this way, with slicing and
enlarging of sliced gate width to the original size, the narrow width impact on
current will be transformed back to the level before slicing.
∆Ids,i (Li, ∆wi, Vgs, Vds) = ∆Ids,i (Li,W0, Vgs, Vds) ·∆wi/W0 (3.3)
3.3.3 Current Combination
After each slice is simulated according to its channel length Li, width
∆wi, Vgs, Vds, the drain-source current Ids of the original gate with certain
silicon image (SI) is calculated as Eq. 3.4
Ids (SI, Vds, Vgs) =
n∑
i=1





3.3.4 EGL and its Limitation
From Eq. 3.4, EGL (equivalent gate length) can be defined as the gate
length function of Vgs and Vds to keep the gate with the same drain-source
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current under certain Vgs and Vds as shown in below.
Ids (Leq,W0, Vds, Vgs) = Ids (SI, Vds, Vgs) (3.5)
In most cases, EGL Leq is not only dependent on the silicon image but
also the device’s working states (Vgs and Vds). For a given SI, the EGL can be
a function of Vgs and Vds (Eq. 3.17).
Leq = Leq (Vds, Vgs) (3.6)
In [65–67], EGL for states ON and OFF are used to calculate the impact
of non-rectangular gate with uniform gate length. An NMOS is ON when
Vgs > Vth, and OFF when Vgs < Vth. And if the impact of Vds on the drain-
source current could be omitted, we can have the EGL of ON and OFF states
separately.
Ids (Leq,ON ,W0) = Ids (SI) when (Vgs > Vth)
Ids (Leq,OFF ,W0) = Ids (SI) when (Vgs < Vth)
From the above functions, we can see the limitation of previous EGL
works: the impact of different values of Vgs and Vds is simplified to only two
states and so EGL method is only appropriate for some discrete cases from
the continuous working states of a device. In the experiment section of this
chapter, very inconsistent equivalent gate lengths will be presented to show the
impact of different Vgs and Vds. Moreover, in complicated circuit schematics,
it is difficult to tell when to use ON or OFF EGL, especially in an automatic
way.
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3.4 A New Post-Litho Device Model
After reviewing previous EGL work for post lithography non-rectangular
gates, a new post-litho device modeling card is developed directly from the
drain-source current formula (Eq. 3.4) to the model of non-rectangular gates
after lithographic process simulation. Different from previous works [65–67]
which use EGLs to replace original values of uniform gate lengths in SPICE
simulation, our post-litho device modeling card can more precisely simulate
the impact of length variations within a single gate by continuously modify-
ing the source/drain current. As it is extracted directly from the device I-V
properties, it is independent on any device models and can be integrated with
any existing device models.
3.4.1 Modeling the Difference between Non-Rectangular and Rect-
angular Devices
Most of existing compact model [68, 69, 72] are developed for gates of
rectangular shapes. To make the new post-litho device model compatible to
the existing compact modeling cards, the new non-rectangular model focuses
on modeling the source/drain current difference between the non-rectangular
and rectangular gates rather than the current of non-rectangular gates them-
selves.
If the current difference between rectangular segments with gate length
Li and L0 is ∆Ids,i (Li, ∆wi, Vgs, Vds), we can get the current difference between
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non-rectangular and rectangular gates as Eq. 3.7 and Eq. 3.8.




∆Ids,i (Li, ∆wi, Vgs, Vds) ·∆wi (3.7)
As Eq. 3.3,




∆Ids,i (Li,W0, Vgs, Vds) ·∆wi/W0 (3.8)
Where, ∆wi is the width of the sliced segment, L0 is the standard gate length
of specific technology nodes (65nm, 45nm and etc.), and Li is the gate length
of the segment with is close but different from L0.
Now, if known the current difference of sliced segments between differ-
ent gate lengths, the total current difference between rectangular gates and
non-rectangular gates would be available. In the next part, different ways to
model and calculate the segment current difference would be presented.
3.4.2 Current Model through Sliced Rectangular Segment
In Eq. 3.8, to calculate the I-V curves Ids,i(SI, Vds, Vgs) of any sili-
con image under certain gate-source and drain-source voltage, the current
Ids,i(Li,W0, Vds, Vgs) of certain channel length Li and width W0 should be
known. Thus, current Ids,i(Li,W0, Vds, Vgs) are precalculated and collected in
our model. There are mainly three ways to extract the current modification
function [73]: table look-up, analytical model, empirical model.
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3.4.2.1 Table Look-up
One of the most straightforward way to get values of Ids,i(Li,W0, Vds, Vgs)
is to do the simulation or test and record the results in a table. As the current
is a function of many parameters including gate length, width, drain-source
voltage, and gate-source voltage, the whole table will be very big and multi-
dimensional SPLINE approximation is necessary to keep the function curves
smooth.
3.4.2.2 Continuous Id Model for Short Channel MOSFET
Another option is to use analytical model. The continuous drain current
Eq. 3.9 [73] is used to model the relationship of Ids and gate length, gate width,
Vgs and Vds. The advantage of this short channel effect model is that the
current and its first derivatives are continuous at the segmentation points of
general segmented functions, while the MOSFET models from level 1 to level
4 in SPICE are divided into 3 different regions (sub-threshold region, linear
region and saturation region), where the first derivatives of the current are not
continuous. If the parameters in the function are available or could be easily
extracted, Ids,i(Li,W0, Vds, Vgs) can be calculated by Eq. 3.9 directly.
Ids(L) =
WµsCox (Vgsx − Vth − 0.5αVdsx) Vdsx
(L− ld) (1 + Vdsx/(L− ld) Ec) (3.9)
where,














2α (Vgs − Vth) LEc (2δ0 − 1)
((1− δ0) (Vgs − Vth) + αLEc)2
− 1
]
Therefor, the current difference of two rectangular gate segments with
length Li and L0 would be:
∆Ids,i (Li,W0, Vgs, Vds)
=Ids (Li,W0, Vgs, Vds)− Ids (L0,W0, Vgs, Vds)
=W0µsCox · (Vgsx − Vth − 0.5αVdsx (Li)) · Vdsx (Li)
(Li − ld) + Vdsx (Li)/Ec
−W0µsCox · (Vgsx − Vth − 0.5αVdsx (L0)) · Vdsx (L0)
(L0 − ld) + Vdsx (L0)/Ec
(3.10)
The notations of variables in Eq. 3.9 are shown in Table 3.1.
However, Eq. 3.10 is very complicated and it is lack of the parameter
extractor to convert the BSIM or PTM model parameters into parameters in
Table 3.1. As a result in the rest of this work, an empirical drain current
model is adopted.
3.4.2.3 Empirical Drain Current Fitting Model
To reduce the data space storing look-up table, curve fitting with empir-
ical function is applied. According to our I-L curve fitting experience, Eq. 3.11
well fits the drain/source current-length curves at different Vgs and Vds with
different values of three fitting parameters a, b, and c.
Ids = exp
(
a + b · L + c · L2) (3.11)
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ld Length near the drain end due to channel length modu-
lation
Vds Drain-source voltage
Vdsx Effective drain-source voltage
Vdsat Drain saturation voltage
A Parameter. Large value of A yields steep transitions
between the linear and saturation regions while small
values result in smooth transitions.
Vgs Gate voltage
Vgsx Effective gate voltage
Vth Threshold voltage
η Parameter. Physically, it signifies the capacitive cou-
pling between the gate and silicon surface.
µs MOSFET surface mobility
Cox Gate oxide capacitance per unit area
α Body factor term
Ec Critical field for the carrier velocity saturation [V/cm]
δ0 A function of the electrical field
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Though the database of table look-up can be greatly reduced, the three
parameters are not consistent when Vgs and Vds change. So ∆Ids is calculated
and stored for the consistency purpose during interpolation.
∆Ids,i (Li,W0, Vgs, Vds) = exp
(
a + bLi + cLi
2
)− exp (a + bL0 + cL20
)
(3.12)
3.4.3 Impact of Parameter Extraction
The parameters of device models such as BSIM3 [68], BSIM4 [68], and
PSP [72] are extracted from the experimental results of real manufactured
devices. In addition to the models, the parameter extraction process is also
provided together [68]. As we discussed in the introduction section, in the
practical physical world as the printability of lithographic patterns is greatly
challenged, the manufactured devices could not be perfectly rectangular any
more. Therefore the impact of some specific non-rectangular gate shape on
the device electrical performance has already been involved in a huge number
of device models parameters. Only having Eq. 3.8 is not enough to fully
model the non-rectangular devices and we also need parameter extraction of
the manufactured non-rectangular gates.
Previous EGL methods [65–67] always assume that those device models
(BSIM or PTM) are extracted from perfect rectangular gate with constant
channel lengths. This assumption is not reliable and will overestimate the
impact of channel length variations within a gate. Our post-litho modeling
card presented in this section would show how to extract the rectangular device
model from measurement data of non-rectangular gates and model the precise
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performance difference between devices of two non-rectangular SI. Thus non-
rectangular SI information of the device models can be well considered in this
modeling card.
In this part, a parameter extraction solution for non-rectangular gates
will be presented. As the flow and tools of parameter extraction for existing
rectangular models (e.g. BSIM [68]) are mature and widely used, the pa-
rameter extraction of non-rectangular gates should be compatible to existing
parameter extraction solution and reuse it for non-rectangular gates.
3.4.3.1 An Example of Non-rectangular Device Modeling
As mentioned before, the parameter extraction of BSIM or other device
modeling has already considered the impact of certain non-rectangle gate on
device performance indirectly, as those parameters are extracted from the real
manufactured devices. A big number of parameters in those device models
are used to fit the difference between experimental data and the theoretical
models. And finally, these device models can fit the corresponding practical
non-rectangular devices very well through parameter extraction.
In Fig. 3.3, the silicon images of two manufactured devices are shown.
Obviously, they are non-rectangular, then device models and their parameters
are extracted from the devices. If the devices in the circuit have absolutely
the same silicon image, then existing device models would give the right per-
formance prediction. Yet if assuming perfect rectangular gate of device model
parameter extraction, after EGL [65–67], a new gate length will be calculated
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which will induce errors in device performance estimation of non-rectangular
gates.











































Figure 3.3: Silicon Image of the device for model and parameter extraction.
After getting device models from certain non-rectangular gates (such
as device in Fig. 3.3), during the post-lithographic circuit simulation, a se-
ries of different non-rectangular gate modeling cards in the circuit are nec-
essary. Thus the whole process is to do non-rectangular device simulations
based on device models of non-rectangular device parameter extraction from
another non-rectangular shape, and the right post-OPC device characteriza-
tion should transform device model of specific non-rectangular gates (such as
BSIM with parameters supplied by fabs) into the device model of a different
general non-rectangle gate, which varies because of different RET/OPC strate-
gies, different layout environments of circuits and also different manufacturing
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process variations.
3.4.3.2 Gate Slicing Reordering & Parameter Extraction


















 Silicon image for modeling
 Lg reordering for modeling
 Lg reordering for simulation
Figure 3.4: Gate slicing reordering.
The black line is the SI for modeling and parameter extraction; the red line
is the reordered black line. The blue line is the gate length reorder of gate SI
for circuit simulation.
The segments of gate sizing in Fig. 4.10 can be reordered according to
the gate length in each segment if the current in each segment is paralleled to
each other. The reordering of gate length of PMOS silicon image is shown in
Fig. 3.4. The black dash line is the gate length without reordering (relative
to (c) in Fig. 4.10) for the manufactured device in order to extract model
parameter. The red dash dot line is reordered black line. If the blue solid line
is the reordered gate length for circuit simulation with a different silicon image,
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the impact on device performance should come from the gate length difference
between the blue solid line and the red dash line. The previous works of EGL
[65–67] do not consider the non-rectangular gate shape during device model
parameter extraction. Those works just assume that the devices for parameter
extraction are rectangular and set red dash line to be a constant gate length
(such as 65nm). Such difference between blue solid line and red dash dot line
is magnified and the impact of non-rectangular gate shape is overestimated.
3.4.3.3 Device Model for Rectangular Gate with Extraction In-
volved
After pointing out the shortcoming of existing EGL works, a device
model for rectangular gates is necessary to apply Eq. 3.8. After applying
slicing method on the non-rectangular gate for device model and its parameter
extraction again, the device model for rectangular gate can be deduced. If
SIEX is the silicon image of the gate for device model parameter extraction,
∆Ids,EX (SIEX , Vds, Vgs)
=Ids (SIEX , Vds, Vgs)− Ids (L0,W0, Vds, Vgs)
=Ids, mod el (Lo, W0, Vds, Vgs)− Ids (L0,W0, Vds, Vgs)
(3.13)
where ∆Ids,EX is the current difference between non-rectangular gate for pa-
rameter extraction and ∆Ids,model is the current directly calculated from device
models and their parameters.
Eq. 3.13 gives the current difference between gate with SIEX and a
corresponding rectangle device. So the current of ideal rectangle device can
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be calculated by subtracting Ids,EX from current simulation results of SPICE
based on BSIM or PTM model and Eq. 3.15 would provide the current of
perfect rectangular gates.
Ids (L0,W0, Vds, Vgs)
=Ids, mod el (Lo,W0, Vds, Vgs)−∆Ids,EX (SIEX , Vds, Vgs)
(3.14)
3.4.4 Post-Litho Device Modeling Card
From Eq. 3.8 and Eq. 3.15, the drain-source current difference of post-
litho device can be calculated as the post-litho modeling card as shown in
∆Ids,litho (SI, Vds, Vgs)
=Ids (SI, Vds, Vgs)− Ids, mod el (Lo,W0, Vds, Vgs)
=∆Ids (SI, Vds, Vgs)−∆Ids,EX (SIEX , Vds, Vgs)
(3.15)
And it will be added to each MOSFET with any existing device model
to modify the drain/source current by a value of ∆Ids,litho (SI, Vds, Vgs) with
the SI information as the input arguments. Each MOSFET will be replaced
by a post-litho module made up of their original MOSFET with uniform gate
length and an additional post-litho modeling card as shown in Fig. 3.5.
3.4.5 Post-Litho Circuit Simulation Flow
The circuit/cell level simulation flow is proposed based on the above
post-litho device modeling card. Instead of two values of equivalent gate
lengths, the post-litho modeling card modified the I-V curve of a single device
under certain silicon image with continuous working states (under different Vgs
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Figure 3.5: Module Schematic of Post-litho Device Modeling Card.
and Vds), and thus much more cell level simulation can be performed based on
the modeling card.
As the process variations will change the silicon image of devices, the
impact of lithographic relative process variations (such as defocus and varia-
tions of dose) on the circuit electrical performance can also be precisely simu-
lated based on the post-litho device modeling card.
3.4.5.1 Simulation Flow on Circuit Level
The design flow of Integrated Circuit, especially digital IC is able to be
divided into different levels, and at each design level, the internal details can
be abstracted away with the replacement of model which could be regarded as
block box to the designers or design tools from other levels. This hierarchical
property is believed to be the key ingredient for the success of digital circuit
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design [74]. Unfortunately, with the continuously scaling down, more and
more detailed information has to be fed back from the bottom level of design
flow to earlier levels. Such across-design-level approach includes research on
Design for Manufacturability, wire length prediction logic synthesis and so on.
Over the whole design and manufacture flow, the post layout simulation is
extremely important as it is the last step before both taping out and the great
economic gap between manufacturing and simulation cost.
Figure 3.6: Post-litho circuit simulation flow.
Fig. 3.6 shows the post-litho circuit simulation flow of this work. The
∆I-L of devices from Eq. 3.12 and Eq. 3.15 is precalculated and stored in
the post-litho device modeling card. The SI information of each gate is input
as the arguments to the modeling card, and each MOSFET in original cir-
cuit schematics is modified by the corresponding modeling card (as shown in
Fig. 3.6). Post-litho circuit simulation is performed based on the new schemat-
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ics.
3.4.5.2 Lithographic Process Variations
The lithographic process variations will change the silicon image, which
could be simulated by lithographic software. And the impact of lithographic
variation on the whole circuits can be simulated in our post-litho circuit sim-
ulation flow when SI with lithographic variations is input into our post-litho
device modeling card. According to [75], the relationship between edge place-
ment error (EPE) of the gate and lithographic process variations (include dose
Ith variation and defocus z) can be expressed approximately as Eq. 3.16.





(Ith − Ith,iso) (3.16)
where Eiso, a0, a1 and Ith,iso can be regarded as constant during the process
variation analysis [75].
The gate length variation within gate can be calculated based on EPE
and misalignment [67]. As only the second order of defocus z appears in
Eq. 3.16, no matter positive or negative of defocus will have the consistent
impact (increase or decrease) on EPE and gate length. For the quadratic rela-
tionship between EPE/gate length and depth of focus, and random symmetric
variation will cause systematic asymmetric variations of gate length. In our
simulation cases of the following results section, any defocus will decrease the
gate length, and in consequence controllable level of defocus will be helpful
to reduce gate length, push the technology node forward and increase device
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timing performance. As shown in Eq. 3.16 and [75], the dose variation has
linear relation with EPE and gate length, this process variation has almost no
contribution to the expectation of the gate length.
3.5 Experimental Results of Post-Litho Simulation
The simulation results are shown in this section. The simulation envi-
ronment is explained first. Then the equivalent gate length of different device
working states is studied. After the post-litho device modeling card is validated
under special working states, timing (delay and slew) and power (dynamic and
static) are discussed. Finally, inverter chain is simulated to compare EGL and
the proposed post-litho modeling card.
3.5.1 Introduction of Testing Cases
According to the design rules of 65nm, the inverter layout is drawn and
OPC as well as lithographic simulations are finished. During the simulation,
the process variations are considered and the statistical expectation is used to
investigate the impact of process variation on the mean value of gate lengths.
In the following experiments, we will show that effect of process variations
will lead to big difference of the performance expectations of the devices and
circuit cells.
The gate length is 65nm, and gate width of PMOS is 400nm while
gate width of NMOS is 200nm. The 65nm gate length on the drawn layout
does not mean the silicon image will be rectangular. If we set gate length
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Figure 3.7: Layout and post-OPC simulation of 65nm inverter.
The left one is the whole view of the pattern, while the right one is NMOS
region of the inverter.
cond0: Ith = 0.143, z = 0; cond1: Ith = 0.143, z = 80nm; cond2: Ith = 0.157,
z = 0; cond3: Ith = 0.157, z = 80nm;
to be 65nm in device model, the properties of the device should be correctly
simulated. Therefore we set the corresponding silicon image of the gate for
the device model to some non-rectangular shape as shown in Fig. 3.3. As
mentioned previously, the non-rectangular device model should characterize
the difference between device in circuit cell with non-rectangular silicon image
(as shown in Fig. 3.7) and the non-rectangular device (in Fig. 3.3) during
parameter extraction.
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3.5.2 Uncertainty of Equivalent Gate Length
As mentioned above, at different Vgs and Vds, the modification of drain-
source current in Eq. 3.8 is different. As the equivalent gate length is calculated
from the current, EGL of those continuously changing Vgs and Vds should be
various. As a function of Vgs and Vds, more accurate equivalent gate lengths
are calculated according to Eq. 3.17.
Ids (Leq (Vgs, Vds) ,W0, Vds, Vgs) = Ids (SI, Vds, Vgs) (3.17)
where Leq is the equivalent gate length, and it depends on the working state
of Vgs and Vds.
Figure 3.8: Different equivalent gate lengths of NMOS.
Black square does not consider process variations while blue circles are with
process variations.
Fig. 3.8 shows that the ranges of EGLs of NMOS are various at different
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Vgs, and even for the same Vgs, different values of Vds also induce different
EGLs. EGL of PMOS is shown in Fig. 3.9.
Figure 3.9: Different equivalent gate lengths of PMOS.
Black square does not consider process variations while blue circles are with
process variations.
After considering the lithographic variations (defocus and dose varia-
tions), the expectation of the gate shape will be different and the calculated
EGL will be changed obviously. According to our simulation cases, the litho-
graphic variations of defocus will induce the decrease of EGL.
If the points in Fig. 3.8 are projected to “EGL” and Vgs plane, candle
stick pattern in Fig. 3.10 can be generated. We can see EGL changes with
gate-source voltage, and even for the same Vgs, at different Vds, EGL will differ
from each other. When the transistor is ON, EGL is slightly dependent on Vgs
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Figure 3.10: Candle stick pattern of different NMOS EGL.
In each pattern, the top line is the maximum value, the bottom line is the
minimum value, and the box in the middle is the range of standard error with
coefficient 1.
and almost constant when Vds changes. Even though the dependence on Vds
is not so strong as that on Vgs, the dependence on Vds is obvious when Vgs is
in the middle range and the gate is partially on, which is omitted in [76].
Previous works of equivalent gate length for each device only consider
two values: Leq,on for ON state and and Leq,off for OFF state. As the state ON
and OFF of a device are decided by whether Vgs is bigger than Vth, from the
above results we can see that Leq,on and Leq,off are rough estimation for NMOS
and PMOS as there is such a big range of equivalent gate length variations
under various Vgs and Vds. 2 ON/OFF values of EGL are not enough for
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accurate simulation.
3.5.3 Validation of Post-Litho Device Model
Figure 3.11: Schematic of inverter cell.
The post-litho device module (Fig. 3.5) is validated in the circuit level
simulation. Fig. 3.11 is the schematic of an inverter cell circuit. In Fig. 3.12,
the inverter with post-litho non-rectangular gates is simulated to compare
voltage, current, timing and power issues of post-litho modeling card with
EGL methods. The input is a pulse voltage between 0V and 1.2V with 2ns
period and 25ps rising and falling time. The load capacitance is 15fF. Note that
to verify the module of modeling card, the modeling card in this section does
not involve the impact of the non-rectangle gate shape/SI of device models
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which is not considered by EGL method.
Figure 3.12: Schematic of inverter cell for Post-litho simulation.
As mentioned before, the EGL model is valid when the device is com-
pletely on or off. Therefore, timing and leakage results of the post-litho model-
ing card for non-rectangular gates is compared with EGL model. As there is no
parameter extraction consideration in EGL model, the parameter extraction
from non-rectangular gates is not involved in the post-litho non-rectangular
gates.
From Fig. 3.13, the device modeling card module (red solid lines) is
close to the Vout points simulated by ON equivalent gate length, especially at
middle voltage value of 0.6V which is used to define the circuit delay. The
delay data of different methods can be found in Table 3.2 and slew results in
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Figure 3.13: Comparison of rising and falling timing for validation.
The green dash lines are simulation results from rectangular gates with uniform
65µm gate length. The red solid lines are from post-litho non-rectangular
modeling card. The black circles are from simulation by setting both NMOS
and PMOS to Leq,ON . The blue dots are from simulation of Leq,OFF .
Table 3.3.
Table 3.2 gives output delay comparison between different methods.
“ON EGL” means that the gate lengths of devices in the cell schematics are
set to be their ON equivalent gate length, while “OFF EGL” means all de-
vices use their OFF EGL. “L=65nm” is that the gate lengths of devices 65nm
which is the uniform gate length on the layout. “Post-litho Model” means the
results based on our proposed post-litho unified non-rectangular device and
circuit simulation method. However, to validate the post-litho model, here
the parameter extraction and SIEX are not considered, as EGL methods do
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Table 3.2: Post-litho model validation by inverter output delay.
Rising Delay Falling Delay
(ps) diff. (ps) diff.
ON EGL 58.8 - 57.8 -
L=65nm 59.6 1.42 % 59.1 2.21 %
OFF EGL 52.6 -10.5 % 55.2 -4.43 %
Post-litho Model 58.6 -0.28 % 57.8 0.01 %
not use it. According to Table 3.2, the difference between “ON EGL” and
“Post-litho model” is 5− 50X smaller than the difference between “ON EGL”
and other methods (“L=65nm” or “OFF EGL”).
Table 3.3: Post-litho model validation by inverter output slew.
Rising Slew Falling Slew
(ps) diff. (ps) diff.
ON EGL 125 - 108 -
L=65nm 126 0.94 % 110 2.09 %
OFF EGL 113 -9.53 % 103 -4.27 %
Post-litho Model 126 0.37 % 108 0.34 %
Table 3.3 gives output delay comparison between different methods.
The difference between “ON EGL” and “Post-litho model” is 2.5−25X smaller.
However, the above simulation results do not conclude that “ON EGL” is more
accurate than “post-litho model”. In the timing simulation, both NMOS
and PMOS are not always ON. “Post-litho model” should have more accu-
racy than “ON EGL” method. Anyway, as “ON EGL” is much more ac-
curate/reasonable than “L=65nm” and “OFF EGL”, the smaller difference
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between “Post-litho model” and “ON EGL” in delay and slew validate the
proposed non-rectangular post-litho device modeling card (Fig. 3.5) and cir-
cuit simulation method (Fig. 3.6).
Leakage simulation is also used in the validation. As the simulation of
leakage is static and the voltages on PMOS and NMOS would not be changed,
it is possible to figure out what the right work state is and what exact EGL
should be used for each transistor in the inverter circuit. Fig. 3.14 is the
leakage current through PMOS drain when PMOS is completely OFF and
NMOS is completely ON.
Figure 3.14: Constant leakage current through drain of PMOS.
As the state of each device in the cell is known, the right simulation
(circles in the figure) with EGL method should set PMOS gate length to be
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“OFF EGL” and NMOS gate length to be “ON EGL”. The simulation of
uniform 65nm gate length is the blue line in Fig. 3.14 and red line is from
“post-litho model”. The drain current of post-litho model can well overlap the
points of PMOS drain current of equivalent gate length in OFF state.
According to above simulation, our post-litho model is validated and
will be regard as “golden module” for future simulation. In the rest parts
of this section, the non-rectangular gate shapes SIEX for model parameter
extraction will be involved into the post-litho non-rectangular device model.
3.5.4 Timing Results of Post-Litho Circuit Simulations
After validating the unified post-litho non-rectangular device model-
ing card, complete modeling cards (with the consideration of non-rectangular
SIEX for model parameter extraction) are used for timing analysis of post-litho
circuit simulation.
Fig. 3.15 shows the rising/falling delay of ON EGL method, our unified
model without and with variations. The light arrows show the delay from
Vin to Vout, and the black arrows are for the impact of lithographic process
variations. Here, “w/ Variations” means the statistical expectation based on
post-litho non-rectangular model with the consideration of normal distribution
of dose and defocus variations [42, 75],.
Delay (Table 3.4) and slew (Table 3.5) of different simulation methods
and conditions are compared.
According to Table 3.4 and 3.5 the equivalent gate length method has
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Figure 3.15: Rising and falling timing of Vout.
Table 3.4: Output delay comparison.
Rising Delay Falling Delay
(ps) diff. (ps) diff.
Post-litho Model w/o Variations 57.7 - 59 -
ON EGL w/o Variations 58.8 1.87 % 57.8 -2.09 %
Post-litho Model w/ Variations 47.9 -17.0 % 52.6 -11.0 %
about 2% underestimation for rising delay and 2% overestimation for falling
delay. Both rising and falling slews are overestimated by EGL. After consid-
ering SIEX during device modeling parameter extraction, ON EGL methods
for delay could be very inaccurate and may mislead the design optimization.
As the same litho variation has different impact on PMOS and NMOS,
its impact on timing issues of rising and falling are different, which is also
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Table 3.5: Output slew comparison.
Rising Slew Falling Slew
(ps) diff. (ps) diff.
Post-litho Model w/o Variations 124 - 110 -
ON EGL w/o Variations 125 1.18 % 108 2.07 %
Post-litho Model w/ Variations 104 -16.2 % 99.7 -9.47 %
shown in Table 3.4 and 3.5 with the title of “Post-litho Model w/ Variations”
meaning that the proposed post-litho model is used to simulate the impact of
lithographic variation.
3.5.5 Power Dissipated on the Post-Litho Cell





























Figure 3.16: Power dissipation on the inverter.
Since dissipated power of the whole circuit not only directly affect power
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consuming, but also leads to thermal issues and elevates the temperature of
the whole chip, power dissipation of the whole cell rather than the single device
is studied in this part. As the PMOS and NMOS alternatively play the main
character role in the inverter cell, there are 2 dynamic zones and 2 static zones
for power consuming analysis as shown in Fig. 3.16.
The comparison results are shown in Table 3.6. It compares the mean as
well as peak dynamic power dissipation of two zones on the cell with different
simulation methods and conditions.
Table 3.6: Dynamic power dissipation comparison.
Dynamic - 1
Mean Max
(µW ) diff. (µW ) diff.
Post-litho Model 41.13 - 223.7 -
EGL ON 42.68 3.79 % 227.6 1.78 %
EGL OFF 42.6 3.59 % 247.6 10.70 %
Post-litho Model w/ Variations 33.56 -18.40 % 211.9 -5.30 %
Dynamic - 2
Mean Max
(µW ) diff. (µW ) diff.
Post-litho Model 42.73 - 225 -
EGL ON 42.73 0.01 % 229 1.79 %
EGL OFF 42.74 0.02 % 236.9 5.29 %
Post-litho Model w/ Variations 37.73 -11.70 % 219.3 -2.60 %
The static power dissipation is shown in Table 3.7. It is impressive
that the static power/leakage simulation of “EGL OFF” may be seriously
wrong (up to 1.5X overestimation). This is because the EGL for OFF state
does not consider the fact that the devices for parameter extraction are also
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non-rectangular gates. Without taking into account the non-rectangular gate
shapes for model parameter extraction, EGL methods could seriously overes-
timate leakage even though OFF EGL is used for leakage simulation. There
are also obvious errors in other issues by any EGLs such as dynamic and static
power consuming (Table 3.6 and 3.7).
Table 3.7: Static power dissipation comparison.
Static 1 Static 2
(nW ) diff. (nW ) diff.
Post-litho Model 24.3 - 29.2 -
EGL ON 26.5 9.05 % 31.1 6.67 %
EGL OFF 62.2 156 % 36.6 25.30 %
Post-litho Model w/ Variations 24.8 2.11 % 29.2 -0.12 %
Note that in Table 3.6 and 3.7, “Post-litho Model w/ Variations” means
the statistical expectation based on normal distributed defocus and dose vari-
ations. As dose variation has linear impact on gate length [75], the shift of
statistical expectation is caused by defocus variation.
The cell level simulation in Table 3.6 and 3.7 shows that certain litho
variation (defocus) is helpful to reduce total power consuming as average dy-
namic power can decrease by 10% to 20%, while static power only increases
by just 0-2%. This is coincident to the common sense of gate length shrink-
age. According to (11), depth-of-focus variations (no matter z is positive or
negative) will lead to the decrease of gate length in this simulation case.
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3.5.6 Power Supply Current Simulation
The requirement of current supply from voltage source Vdd will directly
affect the supply voltage level and power distribution of the whole chip, and
may challenge the integrity of the power distribution network [77], so the
current/power supplied by voltage source is studied separately in this part.




















Figure 3.17: Current supplied through voltage source Vdd.
Fig. 3.17 shows one zone of dynamic power supply and two zones of
static power. Table 3.8 shows the dynamic power supplied by voltage source
of Vdd. The static part is in Table 3.9.
Simulation results in Table 3.8 and 3.9 show that EGL can not work
well and may have serious error for such simulation. Around 30% of errors in
static power supply are observed by both ON EGL and OFF EGL.
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Table 3.8: Dynamic power supplied by voltage source.
Dynamic
Mean Power Max Power
(µW ) diff. (µW ) diff.
Post-litho Model 80 - 279 -
EGL ON 79.9 -0.13 % 273 -2.20 %
EGL OFF 80 -0.13 % 296 6.20 %
Post-litho Model w/ Variations 80.2 0.24 % 325 16.5 %
Table 3.9: Static power supplied by voltage source.
Static 1 Static 2
(µW ) diff. (µW ) diff.
Post-litho Model 36.8 - 53.7 -
EGL ON 37.4 -1.77 % 36.2 -32.63 %
EGL OFF 48.2 31.0 % 63.9 19.04 %
Post-litho Model w/ Variations 38.9 5.69 % 700 12X
Litho variations will have serious affect on the power consuming sup-
plied by voltage distribution network, with 16.5% of increase in peak value of
dynamic power supply, and 12 times of static power supply are induced by
lithographic process variations. The explicit increase of static power supply
is because the leakage of PMOS will exponentially increase with the decrease
of gate length. And in static zone 2, Vgs of PMOS is zero, Vds of PMOS is
-1.2V, PMOS is off, and leakage current is the most sensitive to the gate length
variations.
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3.5.7 Inverter Chain Simulation
An inverter chain of 7 stages is simulated to test the affect and necessity
of post-litho circuit simulation. The gate widths of PMOS and NMOS are
400nm and 200nm, while the gate length is 65nm, and the supply voltage is
1.2V . The load capacitors are of 6fF , as shown in Fig. 3.18. The input slew
is 60ps.
Figure 3.18: Inverter Chain.
The simulation results of output signal on stage 1 and 7 are shown in
Fig. 3.19. A comparison of the delay/slew differences between EGL and our
post-litho simulations on stage 1 and 7 shows that the errors of EGL method
can be propagated and accumulated. The difference of delay and slew on stage
1 output between EGL and our proposed post-litho simulation is −5.36% and
−3.92%, while the delay and slew difference on stage 7 output is −7.93% and
−5.78% both of which are bigger than the errors on stage 1.
3.6 Summary
For the post-layout/post-lithography simulation, a new non-rectangular
device model and corresponding circuit simulation methodology are proposed
by using the drain-source current modification. The effect of non-rectangular
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Figure 3.19: Delay comparison in inverter chain.
The output signals compare the EGL method and the proposed post-litho
circuit simulation method (PL) on stage 1 (s1 ) as well as stage 7 (s7 ). The
delay errors of EGL on stage 1 to 7 increase from 5% to 8%, and slew errors
increase from 4% to 6%.
gate shape during parameter extraction of the device model is also considered
for the first time. As far as we know, this is the most accurate methodology for
post-litho analysis, including timing, leakage and transient simulation while it
is well compatible to traditional modeling and simulation flow. The proposed
model is validated and compared to the existing equivalent gate length (EGL)
methodology. My simulation results show that EGL methods may lead to se-
rious errors on both timing estimation (2%) and leakage/power estimation (up
to 1.5X). My non-rectangular model provides a unified and accurate extrac-
tion, characterization, and simulation flow for both timing and power. Given
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that nanoscale devices are becoming more and more non-rectangular, it is
expected the unified post-litho non-rectangular model will be very useful for
accurate timing and power analysis in future nanometer designs.
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Chapter 4
Nanoscale Interconnect with Scattering Effect
For current very large scale integration (VLSI) circuit, interconnect has
become one of the dominant factors in the overall circuit performance. With
the continuous scaling down of feature size, the impact of interconnect delay
is reduced in a much slower way than the intrinsic gate delay [3, 78] as shown
in Fig. 4.1. Thus, different interconnect delay models are developed, such as
Elmore delay [79, 80], AWE model [81, 82], and others [83].
To reduce the interconnect delay, new processing techniques like copper
wiring have been adopted [84] and more advanced material like carbon nan-
otube has been investigated [85–87]. In EDA area, techniques such as buffer
insertion, wire sizing and so on. have become indispensable. As a popular
method to reduce the interconnect delay, wire sizing as well as shaping has
been widely investigated, e.g., the wire sizing and shaping without fringing
capacitance [88, 89], with fringing capacitance [90, 91], under transmission line
model [92], or with single-width sizing (1-WS) or two-width sizing (2-WS) [93].
Wire sizing for multi terminal nets has also been extensively studied [94–96].
However, all these previous wire sizing algorithms are also based on the con-
stant resistivity model discovered by Ohm in 1827 [97] without considering the
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Figure 4.1: Delay for Metal 1 and Global Wiring versus Feature Size[3].
scattering effects in nanometer scale VLSI design.
For nanometer scale interconnect, the scattering effect will first be-
come prominent due to scaling. It will increase the effective resistivity and
thus affect interconnection delay significantly. Until 2005, existing works on
scattering effect are mostly performed using very complicated physics-based
models, yet the scattering effect on nanoscale VLSI interconnect and opti-
mization has not been studied. In my paper [98], I first presented a simple,
closed-form scattering effect resistivity model based on extensive empirical
studies with measurement data. When the proposed scattering model is ap-
99
plied to revisit several classic wire sizing/shaping problems, I found that not
only the mathematical functions but also the delay values as well as optimiza-
tion strategy would be changed dramatically. My experimental results showed
that if the scattering effect is ignored or characterized inaccurately beyond
65nm, the resulting interconnect optimization might be away from the real
optimal solution, for example, missing the scattering effect would lead up to
70% underestimation of the delay, or 20X over sizing. I also obtained a new
closed-form wire sizing function taking into consideration of scattering effects.
4.1 Physics of Scattering Effect
As the feature size continues to shrink, the lateral dimension of con-
ductors will be approaching to the mesoscopic regime in which the diameter of
the wire is in the range of or smaller than the mean free path of the electrons
(λ, about 40nm for copper at room temperature), and the electrical resistivity
of metallic conductors is increased compared to the resistivity of bulky metal.
The earliest work on this phenomenon dates back to 1938, when an resistivity
expression of metal thin films (1-dimensional) was derived by Fuchs [99]. After
that, it was extended to 2-dimensional by the FS model [100] for thin/narrow
wires. Basically, the FS model accounts for the surface scattering. Later on,
the MS model [101] was developed to incorporate the grain boundary scat-
tering, which also increases the wire resistivity. Both surface scattering and
grain boundary scattering effects are illuminated in Fig. 4.2.
Very complicated quantum mechanical effects can be applied to obtain
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(a) Surface Roughness. (b) Grain Boundaries.
Figure 4.2: Two key mechanisms of scattering effect[4].
the empirical parameters in FS or MS model [102, 103]. For example, the


























dϕ · fgrain (h, ϕ)
(4.1)
where,
fgrain (s, φ) =
π∫
0
1− exp {−s/[2λ cos (θ) cos (ϕ)]}
1− p · exp {−s/[2λ cos (θ) cos (ϕ)]} sin (θ) cos
2 (θ) dθ
p is the proportion of electrons specularly reflected from the surface. w is the
width and h is the height of the wire. ρ0 is the bulk resistivity value and ρ is
the resistivity of nanometer scale wire.
While MS and FS models have been tested with measurement data for
polycrystalline nanowires [104–106], very few experimental results on copper
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(Cu) film or interconnect have been reported until recently, e.g., the size effect
of copper thin film was studied in [6], and the resistivity of copper wires
with width under 50nm was reported in [5, 107–109]. The key observation
is that the resistivity of copper wires will increase significantly as the wires
width decreases [5, 6, 107–110]. While exploratory structures such as carbon
nanotubes are being studied as possible substitution of copper interconnect
[85, 111, 112], at least by 22nm technology, it is not likely that copper will be
replaced by carbon nanotubes or other materials [85]. There are also efforts in
manufacturing improvement to partially reduce the scattering effect of copper
wires [113, 114], but even so the scattering effect can no longer be ignored as
the technology continues to scale down.
4.2 Modeling of Scattering Effect for Interconnect De-
lay
For deep sub micrometer (DSM) scale, different interconnect delay
models are developed, such as Elmore delay [79, 80], AWE model [81, 82], and
others [83]. However, most of delay modeling works were developed twenty
years ago and no quantum effect or scattering effect is considered in previous
models. When scaling down to nanometer scale, new interconnect delay mod-
els are necessary to be developed. However, the complicated resistivity models
(such as surface scattering model in Eq. 4.1) are too expensive and difficult to
be adopted in the practical and real interconnect delay calculation and wire
sizing optimization. First of all, a simplified analytical model is presented as
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following which would be desirable for VLSI physical design applications.
4.2.1 Simplified Closed-Form Model of Scattering Effect
Based on my empirical study on both MS and FS models and curve
fitting, I obtained the following simple closed-form width-dependent resistivity
model with scattering effect.




Fig. 4.3 shows that the simple resistivity compact model fits well with
the measured experimental data [5]. Fig. 4.4 is the fitting results based on
the measurement data from [6]. And I also verified the simple compact model
with the complicated model in ITRS 2004 [110].
In the rest of this dissertation, I will use the fitting parameters ρB =
2.202 µΩ · cm, and Kρ = 1.030 × 10−15 Ω · m2 based on [5]. Note that ρB
is almost as same as ρ0, as the scattering effect can be ignored when the
dimension of Cu wire is large enough.
4.2.2 Preliminaries and Key Parameters
The driver of the interconnection is modeled as an effective resistance
Rd connected to an ideal voltage source and a sink as a load capacitance
CL. The Elmore delay model [79, 115] the most efficient and widely used
delay model, is applied to compute the interconnect delay in this dissertation.
Generally for the step input, the Elmore delay of a sink in an RC tree gave an
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Regression Coefficient R=0.999 
Figure 4.3: Resistivity fitting with scattering effect based on the experimental
data[5].
absolute upper bound on the actual 50% delay of the sink [116]. The notations
for the key interconnect and device parameters are listed in Table 4.1:
The values of basic parameters used are shown in Table 4.2. Note
that these parameters are used mainly to illustrate the effect of scattering
effect. The values are extracted according to [5, 93, 110, 117]. If necessary,
more complete and specific parameters can be assigned.
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Figure 4.4: Resistivity fitting with scattering effect based on another experi-
mental data[6].
4.2.3 Interconnect Delay with Scattering Effect
The delay of single width wire including scattering effect can be written
as follows:
T1−WS = Rd·[ca · l · w + cf · l + CL]+
[
















where l is the wire length. In Fig. 4.5, the delay of the minimum width
wires is calculated, and the ratio shows that the delay with scattering effect
(TWmin) over delay without scattering effect (TWin,NoS). Observe that the ratio
is always greater than 1 and this implies that without considering scattering
effect, the interconnect delay would be underestimated. Moreover, these ratios
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Table 4.1: Variable notations of scattering effect.
Variable Notations Unit
wmin minimum wire width nm
ca unit area capacitance fF/µm
cf unit effective-fringing capacitance fF/µm
cg input capacitance of a minimum device fF
rg output resistance of a minimum device kΩ
ρ0 resistivity of Cu, assume no scattering µΩ · cm
ρmax Max Cu resistivity of the minimum width µΩ · cm
AR aspect ratio
t metal thickness, t = wmin · AR
Rd driver resistance, Rd = rg/100
CL load capacitance, CL = 100 · cg
become larger with decreasing feature size. We can see that in nanoscale
manufacturing, scattering effect must be considered. Otherwise, interconnect
delay may be underestimated significantly, and cause serious timing error.
Table 4.2: Basic parameters of scattering effect.
Year wmin cg rg ca cf ρ0 ρmax AR
2004 90 0.0625 24.09 0.056 0.04 2.2 3.35 1.7
2007 65 0.0573 22.75 0.056 0.04 2.2 3.79 1.8
2010 45 0.0375 24.82 0.056 0.04 2.2 4.49 1.8
2013 32 0.0246 27.07 0.056 0.04 2.2 5.42 1.9
2016 22 0.0161 29.53 0.056 0.04 2.2 6.88 2
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Figure 4.5: Normalized delay of different wire lengths under minimum wire
width.
The normalized delay is the ratio of delay with scattering effect (TWmin) to
delay without scattering effect (TWin,NoS). Observe that the ratio is always
greater than 1 and it worsens with decreasing feature size.
4.3 Wire Sizing with Scattering Effect
In this part, a new wire sizing formula based on the new width-dependent
resistivity model with scattering effect Eq. 4.2 will be presented. My experi-
mental results show that scattering effect will have major effect on wire sizing
in nanoscale interconnections.
4.3.1 Efficiency of Wire Sizing
In the nanoscale interconnection, scattering effect induces bigger re-
sistivity, which in turn causes bigger delay. Thus, wider wires become more
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effective to compensate the more rapid increase of narrow wires resistance with
scattering effect as wire sizing would give additional benefit on reducing resis-
tivity). In other words, wire sizing considering scattering effect becomes more
efficient and more necessary. The efficiency of wire sizing can be defined as gra-
dient of ∂T/∂w, the sensitivity of delay reduction due to wire sizing. Eq. 4.4
is the traditional wire sizing efficiency with a constant resistivity (maximum
resistance of minimum wire width). And Eq. 4.5 is the wire sizing efficiency











































where, ∂T (w, l)/∂w|NoScattering is the gradient of delay over wire size without
considering scattering effect, whose negative value would show the benefit of
delay reduction by wire sizing. And ∂T (w, l)/∂w|Scattering is the gradient
with the consideration of scattering effect at nanometer scale interconnect.
However, as a fundamental physical effect, the resistivity of nanometer scale
wire always increased because of the surface or grain boundary scattering.
The most promising conclusion after comparing Eq. 4.4 and Eq. 4.5
is the additional negative items in Eq. 4.5. In Eq. 4.4, the first item Rdcal is
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always positive and constant which would increase the delay when sizing up the









is always negative which
would help to reduce the delay by wire sizing. Unfortunately, its absolute value
would reduce when wire width w is large. This means we can not unboundedly
reduce delay by wire sizing (even under theoretical conditions) as the marginal
benefit would be reduced. Eq. 4.5 shows that the additional items would always
contribute negative value to the gradient and help to reduce the delay. This is
the key reason why we introduce wire sizing/shaping with scattering effect into
nanometer scale interconnect delay optimization. Fig. 4.6 shows the increased
efficiency of wire sizing after considering scattering effect. Note that the wire
sizing efficiency ratio of considering scattering over non-scattering is always
bigger than 1. And for more advanced technology nodes, it might be possible
to receive additional benefit of delay reduction by wire sizing.
4.3.2 Single Width Wire Sizing
In previous wire sizing and planning works [93], resistivity is assumed




cf · l + 2 · CL
2 ·Rd · ca · t · ρ (4.6)
In nanoscale interconnection, the scattering effect is prominent. In order to
calculate nanoscale interconnection delay, the resistivity of bulky Cu should
be replaced by a bigger value to avoid underestimation of delay. But if we
put Eq. 4.6 into the use of wire sizing of nanoscale interconnection only by
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Figure 4.6: Compare the efficiency of wire sizing based on scattering and non-
scattering.
The efficiency is defined as the gradient of delay over width. In this case, wire
length is 10µm. Observe that because of scattering effect, wire sizing becomes
more efficient to reduce interconnection delay.
replacing old resistivity with a bigger value (such as ρMAX , which is the re-
sistivity of the minimum width wire of certain specific technology node) and
regarding this value as a constant, the optimal width of nanoscale Cu wire will
be overestimated for the same reason that the resistance will decrease faster
during wire width widening because scattering effect will be eliminated.
According to Eq. 4.3, to minimize the interconnection delay, ∂T/∂w =
0. It becomes a cubic equation of wire width. Calculation shows that, from
130nm to 18 nm technology, only one real solution is bigger than the minimum
110














Kρ (cf l + 2CL)
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54Rdcat




caKρl + cfρBl + 2CLρB
2 ·Rd · ca · t
In Fig. 4.7, the optimal wire widths based on Eq. 4.7 and Eq. 4.6 are
compared. As the woptimal,no−scattering − woptimal,scattering could be as large as
10 times of minimum wire width and the ratios are always positive, it could
be observed that the optimal wire width calculated based on Eq. 4.6 would be
seriously overestimated as no scattering effect is considered in Eq. 4.6. This
would cause excessive area waste and routability problem.
On the other hand, if we use a smaller constant resistivity ρ0 for single
width sizing (1-WS), the resulting so called optimal width will be less, and
such optimized delay can be far away from the real optimal obtained based on
the width-dependent resistivity caused by the scattering effect. Using Eq. 4.7,
the optimal wire width can be calculated, and the result of wire sizing is
shown in Fig. 4.8. The delay can be reduced by 50 − 90% when using 1-WS
optimization, compared to the minimum width.
Thus, it is very important to consider accurate scattering effect during
the interconnect delay optimization and interconnect planning. Scattering
effect must be considered with new equations like Eq. 4.7, or in the numerical
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Figure 4.7: Comparison of optimal wire sizing.
The width difference is normalized by minimum width. Observe that it is
always bigger than 0 and it worsens to more than 10X after 22nm node.
computation. And based on the width dependent resistivity model Eq. 4.2, it
is not hard to extend the scattering effect to multi discrete wire sizing [93].
4.4 Wire Shaping with Scattering Effect
Even in paper [93], the authors found that under certain parameter
settings, the optimal solution of two width sizing (2-WS) would be close to
that of multi width sizing. However, this conclusion is based on the numerical
calculation and specific parameter values. As a academic research, it is quite
interesting and always critical to figure out what is the optimization limitation
of wire sizing/shaping. Based on the understanding the theoretical limitation,
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Figure 4.8: Delay reduction by wire sizing in nanoscale.
Observe that because of scattering effect, interconnect delay can be efficiently
reduced by wire sizing.
it would be valuable to help the designers designers decide how much effort is
required to afford the wire sizing optimization. In this section, wire shaping
with scattering effect will be discussed.
Wire shaping (or continuous wire sizing) are discussed in previous pa-
pers without fringing capacitance [88, 89], or with fringing capacitance [90, 91]
for deep sub-micrometer scale circuit design. As scattering effect was not con-
sidered, above works would lead to wrong solution for nanometer scale circuit
design. Thus, I extended the work [88] with fringing capacitance to nanometer
scale with scattering effect.
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4.4.1 Euler’s Differential Equation (math background)
To find the optimal solution of wire shaping is not a straightforward
math issue. For example, the optimal wire shaping functions in [89, 91] are not
close-form. In my approach, Euler’s Differential Equation [118] is adopted. A
quick review is listed as below.




F (x, u (x) , u′ (x)) dx
u(x) should satisfy Euler’s Differential Equation:
Fu (x, u (x) , u
′ (x)) = d
dx
Fu′ (x, u (x) , u
′ (x))
Proof. See [118].
4.4.2 Wire Shaping to Minimize Elmore Delay
The wire shape can be defined as f(x), and x = 0 is the terminal to
contact driver Rd, the terminal to contact load Cl is x = L. L is the wire
length, which is a constant in the wire shaping problem. As the scattering
effect is considered, the function definition for Euler’s equation is different
from the previous work [90].
The wire shaping problem can be modeled similar to Lemma 4.4.1. The
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= Rd · CL +
L∫
0
F (x, u, u′) · dx
(4.8)
where, u (x) =
∫ x
0
f (l) · dl, and u′ (x) = f (x). f(x) is the optimal wire
shape that we are solving. To minimize the delay in Eq. 4.8, according to
Lemma 4.4.1, Euler’s equation can be rewritten as:
ca(u
′)2 · [2ρB · u′ + 3Kρ] + cf · u′ [ρB · u′ + 2Kρ]
= [CL + ca · u + cf · x] [2ρB · u′ + 6Kρ] · u′′ (4.9)
To apply the Eq. 4.9 practical for wire shaping application, polynomial




an · xn (4.10)
where, a0 is some constant; a1 is the minimum wire width decided by the
technology, and also the shape function f(x) at location of terminal contacting
driver Rd where x = 0 as:




f (0) = a1
For the rest of an (n = 2, 3, ....), they could be calculated by Eq. 4.9 one
by one. For example,
a2 =
caa1
2 (2ρBa1 + 3Kρ) + cfa1 (ρBa1 + 2Kρ)
4CL (ρBa1 + 3Kρ)
115
4.4.3 Approximate Model of Wire Shaping
The continuous wire sizing/shaping function f(x) can be approximated
by gn(x) with different orders of accuracy.
g1 (x) = a1;











Fig. 4.9 shows the difference from g1(x) to g5(x) of 45nm technology. In most
cases, the approximation using g3(x) is good enough to get the optimal wire
shaping.



























Figure 4.9: Wire shaping with different orders of polynomial approximation.
It should be noted that gn(x) is different from [90], e.g., g3(x) is a
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quintic function while in [90] it is a cubic function. The scattering effect also
increases the complexity of the approximated solutions.
Fig. 4.10 gives the delay comparison of different polynomial approxi-
mation orders in the wire shaping function. In this case, it can succeed to
reduce the delay by 18% when using closed form f(x) = g3(x) of wire shaping
rather than using minimum width f(x) = g1(x) = a1. From Fig. 4.9, the area
of wire only increase by 16% for wire shaping. And closed form f(x) = g3(x)
is accurate enough for wire shaping because the deference between this closed
form function and more accurate ones is no more than 1%.
















Figure 4.10: Delay estimation of wire shaping of 45nm node.
Comparison of different orders of polynomial approximation. Observe that the
difference among g3, g4 and g5 is less than 0.5%.
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4.5 Summary
As interconnect delay is playing a more critical role in IC design, in this
section modeling and optimization of nanometer scale interconnect have been
studied. As an emerging topic for nanoscale interconnection, the scattering ef-
fect is discussed from different aspects. A simple and efficient width-dependent
resistivity model due to scattering effect is firstly obtained and verified based
on extensive empirical studies on measurement data. Then it is applied to the
classic wire sizing problems and show the importance of considering scattering
effects for future interconnect delay estimations and optimizations.
To my best knowledge, this is the first work that addresses scattering
effects on the nanoscale interconnect sizing. This work would be helpful to
reduce the gap between layout stage estimation/optimization and silicon data.
It could be used as guideline to design the modeling and optimization strategy
of nanometer scale IC interconnect.
118
Chapter 5
Latch Modeling for Statistical Timing Analysis
5.1 Introduction of Latch and Statistical Timing
Process variations pose the biggest challenge to technology scaling into
nanometer regime as it is a major performance limiter. Statistical Static Tim-
ing Analysis (SSTA) has been proposed to perform full-chip analysis of timing
under process variations and has been the subject of intense research recently
[119–125].
In SSTA, the gate delays in the cell library are modeled as a first order
approximation [122] or second order approximation [123] of process variations.
Based on these models, statistical timing analysis and optimization can be ap-
plied to the combinational logic [124]. To attain more accuracy SSTA is done
considering the clock distribution network [125]. By these approaches one can
predict both the data signal’s statistical distribution at the end of each combi-
national logic chain and the clock distribution at each clock network terminal.
However, so far there is no work accurate enough to combine the signal distri-
bution from both networks and predict final signal distribution of the whole
system. The major reason is that there are no accurate delay models for the
sequential logic such as Flip-flop and latch. Flip-flop and latch are the most
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commonly used sequential elements whose purpose is synchronizing data sig-
nals. In other words, data signals get into a lock-step manner. These elements
will add some delay to timing and thus decrease the system performance.
In this chapter, we focus on modeling latch accurately. This is because
an edge-triggered flip-flop is functionally a back-to-back latch pair and also
structurally made up of two latches in some applications [126]. Hence flip-flop
models can be derived from accurate latch models.
A latch is a three-terminal element, with two inputs, data (D) and clock
(clk) and one output (Q). The data must set up before the falling edge of the
clock, which would give bigger and more flexible timing window for circuit
design. For timing requirements, level sensitive latches are widely used in high
performance ICs where timing analysis is more critical and challenging [127–
129]. In these approaches the latch delay model is deterministically ignoring
the fact that the input data signal and clock signal have statistical quantities.
However, when a path is timing critical, the data would arrive very close to
the falling edge of clock, and the mean value of tDC (data-to-clock delay)
might be close to the latch’s setup time with very limited or negative slack left
leading to the increase in the delay of data D to output Q (tDQ). Moreover,
with different slew distributions of data and clock, the tDQ to tDC function
will be different. To keep things simple, traditional circuit design and timing
analysis [130] choose a constant setup time. But this simplification leads to less
accurate statistical timing analysis and even lesser flexibility in optimization
[131].
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In this chapter, we propose a new latch delay model for statistical tim-
ing analysis. Our latch model captures the effect of delay and slew variations
of both input data and clock on latch delay. Based on this new latch delay
model, one can combine the timing analysis of data signal network with clock
distribution network to do SSTA in an accurate way. This provides a chance to
do statistical timing of latch output Q by combinatorially analyzing statistical
timing of both latch input data and clock as Fig. 5.1.
Figure 5.1: Combinatorially analyze statistical timing of both latch input data
and clock.
The main contributions of this work include: a) a new latch timing
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model considering both logic and clock signal variations; b) we integrate it
into a unified SSTA framework. Our experimental results show that ignoring
latch modeling may lead to large errors (e.g., 50% at PDF peak).
The rest of this chapter is organized as follows: in Section 5.2, general
timing diagram and structure of transparent latch are reviewed, with tradi-
tional latch delay model. A new point of view for latch working mode based
on a 3-D analysis is proposed in Section 5.3. Section 5.4 presents our new
latch delay model and shows how to cover different data slew, clock slew and
fanout from input signal’s variations. Statistical timing analysis for latch is
also discussed in Section 5.4, followed by experimental results in Section 5.5.
Summary is presented in the last.
5.2 Latch Preliminaries
5.2.1 Timing Diagram of Latch
The timing diagram of latch is shown in Fig. 5.2,. Both setup and hold
times of a latch are measured relative to the trailing edge of the clock. The
data signal must be a constant in the timing window between the setup and
hold time. This ensures that the data is sampled and latched correctly.
In addition to setup and hold times, two more delay quantities tCQ and
tDQ, need to be defined. This is because of the following two scenarios: 1)
Data is stable but the latch is closed due to the clock is low, and 2) Data gets
stabile while the latch is open. In critical path analysis, when we assume that
the data signals arrive quite close to the setup time while latch is open, tDQ is
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Figure 5.2: Timing diagram of latch.
The situation with the latch is different from flip-flop. Both setup and hold
time of latch are measured relative to the tailing edge of the clock. The longest
path “a1” must arrive at next latch “L2” before setup time and the shortest
path “a2” must reach next latch “L3” after hold time.
the key delay to be analyzed. In this paper, we focus on modeling setup time
and tDQ accurately. The proposed method can be extended to hold time or
other timing issues of latch.
5.2.2 Structure of Transparent Latch
Two of the most widely used latch structures are shown in Fig. 5.3
and 5.4. In the semi-custom datapath application, where the noise of the
input signal can be well controlled, latch structure in Fig. 5.3 is preferable for
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it is fast and compact. As mentioned in [132], Intel uses this as standard data
path latch.
Figure 5.3: One of the most widely used latchs for its speed and compactness.
Figure 5.4: A widely used latch in standard cell applications.
With one addition inverter before the data input of latch in Fig. 5.3,
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the latch structure in Fig. 5.4 is very robust transparent, which is widely used
in standard cell applications [133]. Such a latch is recommended for all but
the most performance-critical or area-critical design.
In this work, we focus on modeling the latch structure in Fig. 5.3 but
our modeling is generically sufficient to be applied to the latch structure in
Fig. 5.4 too.
The latch in Fig. 5.3 can be decomposed into 3 parts: the transmission
gate, output inverter, and the storage part as marked in the Figure. Next, we
will show that the traditional latch modeling focuses on the feedback mecha-
nism of the storage part and models it as two inverters.
5.2.3 Traditional Timing Model of Latch
As shown in Fig.5.5, the traditional way of modeling latch focuses on
the storage part of the latch [134], which is modeled as self-feedback system
of two inverters.
Figure 5.5: The storage part of a latch.
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Figure 5.6: Butterfly curves of the static transfer characteristics.
Figure 5.7: An analogy of a ball on a hill with one metastable state at the top
of the hill and two stable states in the foothills.
Fig. 5.6 shows the famous butterfly curve of static states’ transfer in
Fig. 5.5. This feedback system has two stable states (point A and B) and one
metastable state (point C) as shown in Fig. 5.7, based on which the D2Q delay
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can be expressed as Eq. 5.1.
tDQ = τs [ln ∆V − ln a (0)] (5.1)
where tDQ is the delay from input D to output Q, and a (0) is a small signal
offset from the original metastable point. ∆V is certain predefined constant
voltage point to predict D-to-Q (D2Q) delay.
An additional assumption is that a (0) is proportional to (tDC − tm),
where the input signal is a ramp that passes through the metastable state
point at tm. Thus, the D2Q delay can be modeled as logarithmic function:
tDQ = a− b · ln (tDC + c) (5.2)
5.2.4 Limitation of Traditional Model
To better understand the traditional model of the latch, several HSPICE
simulations were run to get the delays of latch around setup time. We used
PTM [69] for 65nm in our simulation. Then we fitted the resulting data ac-
cording to Eq. 5.2 and the result is shown in Fig. 5.8.
In Fig. 5.8, the fanout of the latch is 4, slew of the clock signal is 40ps
and the slew of input data D is 80ps. Black dots are HSPICE simulation
results and the red line is the curve fitted based on traditional delay model
in Eq. 5.2. Blue dash line is the input D-to-C (D2C ) delay distribution that
has positive slack as the mean value of D2C delay bigger than setup time.
The setup time is defined according to tDC when tDQ is 10% bigger than its
minimum value.
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Figure 5.8: Limitation of the traditional latch model.
Traditional model is only accurate when D2C delay is much smaller than the
setup time. However, for SSTA of critical paths, D2C delay is close to or
bigger than the setup time.
From the figure, we can see that when D2C delay is around or bigger
than setup time, the Eq. 5.2 is quite inaccurate. The fitting looks good only
when D2C delay is much smaller than setup time. For statistical timing
analysis of critical longest paths, as the mean of D2C delay is close to setup
time and high percentage of D2C delay distribution will be around the setup
time the latch, delay model of latch in Eq. 5.2 has difficulty to meet accuracy
requirement of latches’ statistical timing analysis.
Moreover, the model in Eq. 5.2 does not consider the effec of input data
slew, clock slew or fanout. In fact, input data slew, clock slew and fanout, all
of them could change the delay curves between tDQ and tDC .
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5.3 A New 3D View of Latch Timing
5.3.1 State Transform in the Latch Storage Part
If the two inverters in the storage part of the latch are the same and
driving strength of the PMOS and NMOS in each inverter are also identical,
the potential of the storage part can be drawn as Fig. 5.9 and 5.10.
Figure 5.9: 3D potential figure with 2D projection.
Traditional latch delay function models the state transfer along A-C -B, where
A and B are two stable states and C is the only metastable point. However,
we point out it is much more possible that the storage part of latch will be
driven by the transmission gate directly from A to some middle point F far
away from C, and then slides from F to B.
In Fig. 5.9, the 3D potential is drawn while X and Y axis are V1 and V2
respectively. 2D projection is also drawn in Fig. 5.9 and amplified in Fig. 5.10.
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Figure 5.10: 2D square amplification of potential projection.
There are 5 special state points:
• A: (V1 = 0, V2 = Vdd), stable;
• B : (V1 = Vdd, V2 = 0), stable;
• C : (V1 = V2 = Vdd/2), metastable;
• D : (V1 = V2 = 0), unstable with highest potential;
• E : (V1 = V2 = Vdd), unstable with highest potential.
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D’ and E’ are the projections of D and E on 2D plane.
When the state of the storage part is at point A or B, the state is
stable at lowest potential. Point C is the only metastable state in the system.
Traditional latch model in Eq. 5.1 only covers the state transfer from
one stable state through metastable point and to another stable point, which
is the white dash dot line A-C -B in 3D potential of Fig. 5.9 (also the black
dash dot lines on the 2D projection in Fig. 5.9 and Fig. 5.10).
On the project plane of square A-D-B -E in Fig. 5.10, there are much
more state points than the points on line A-C -B. The colored solid lines show
the equipotential lines. The dash lines show that the state moving tracks if
there is no external signal input. For example, if the state is at D(V1 = V2 = 0)
or E (V1 = V2 = Vdd), it will directly go to the metastable point C along the
black line D-C or E -C with red arrows, and then through C go to stable
states of A or B. During this process D-C or E -C, if there is any noise, the
state transfer will follow along the grey dash lines in Fig. 5.10) and go to stable
points A or B directly.
According to the above analysis, simplification in traditional latch model
is rough and wrong for modeling the state transforming process, thus even us-
ing curve fitting, the model in Eq. 5.2 has difficulty to fit the simulation results
around setup time.
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5.3.2 Practical Latch Simulation
Fig. 5.11 shows the voltage changing of each node of the latch structure
in Fig. 5.9 based on SPICE simulation. The voltage transfer of point X (see
Fig. 5.9) can be divided into two parts. At first, V1 is changed almost linearly
until arriving certain middle point F. After reaching F, V1 increases at a
























Figure 5.11: Voltage curves of each node in latch.
D2Q delay is made up of 2 parts:
1) from D1/2 to F, which is driven by input data signal;
2) from F to Q1/2, which is a self-feedback process.
From the figure, we can see, as clock turns off the inverter from V2 to
V1, V2 increases to its targeting final stable state in a faster speed than V1,
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thus in Figure 5 (b), the position of F is lower than line C-B. If the input data
signal is close to the setup of the latch, the state transfer of the latch storage
part is in following ways:
1. Driven by the input data signal current through the transmission gate,
the storage part of the latch is moved to state point of F. During this
process, the storage part will move from stable state A to F directly
instead of through the metastable state of C. This process is more likely
to be linear rather than logarithmic.
2. Afterwards the clock turns on the inverter from V2 to V1, and the storage
part turns to self-feedback and move from F to B at a gradually slow
speed. The traditional latch modeling discussed in Eq. 5.2 focuses on
this part and assumes state point F is on the state transforming track
C to B.
When both the delay and slew of the input data as well as clock signals
are statistical, it will be too time consuming to run SPICE for each case.
Based on the above visual understanding of latch timing, a new latch model
for external variation is proposed in the next section.
5.4 A New Latch Model for tDQ Delay
In this section, a new latch delay model will be proposed based on
the 3 dimensional view of latch state transform. The new delay model will
focus on the variable of the clock-to-input (C2D) delay. In this way, the clock
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skew and statistical timing of combinational logic delay could be considered.
Then the model will be extended by involving the clock slew and input data
slew to input accuracy. Finally, the lithographic variations of non-rectangular
gates of latch itself are also involved. The variations of clock and input data
signals could be regarded as external and the lithography related variations
from latch’s own gates are internal. The proposed latch delay model could
consider both external and internal variations finally.
5.4.1 Difficulty of Latch Modeling
As discussed in previous section, the latch state transfer from one stable
to another stable state can be divided into two parts, A-F : driven by input
data signal in a close to linear function, and F -B : more like a logarithmic or
exponential function which is self-feedback process of storage part in latch.
However, it is very difficult to develop pure analytical function for latch
modeling. As the gate length of device moves to 65nm and below, the device
model becomes much more complicated, and the gates, such as inverters and
transmission gate are far away from linear to input voltage. The 3D camber
in Fig. 5.9 will be distorted and the metastable point will be moved away from
position C.
SRAM (which is similar to the storage part of latch) is modeled as
dynamic system and gives an analytical function to predict critical time of
noise [135]. However, the input signal’s current waveform is complicated and
can not be modeled as square wave. And the inverters in the practical latch
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are skewed whose PMOS and NMOS have different driving strengths. As only
a few special functions can be solved in dynamic system [136], all of these
properties in the practical latch challenge the effort to deduct pure analytical
function for latch modeling.
Thus in this work, instead of deducting pure physical analytical model,
a semi-empirical function for latch modeling is proposed to cover all of the
affects including not only D2C delay but also input data slew, clock slew and
fanout.
5.4.2 Three Regions of tDQ – tDC

















Figure 5.12: 3 regions of latch delay curve:
constant region (red line/round dots), linear region (blue line/triangle dots),
and exponential decay region (black line/square dots).
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In consequence the whole tDQ (tDC) can be divided into three regions
(Fig. 5.12).
1. Constant region (red line/round dots). In this region the latch is ab-
solutely transparent and D2Q delay is a constant. During this process,
clock is on, and input data signal goes through latch directly to Q.
2. Linear region (blue line/triangle dots). With the decrease of D2C delay,
the transmission gate is open for quite long period, and the input data
signal drives the storage part from stable state (such as A) to certain
middle point F which is close to another stable state (such as B). In
this process, the part directly from A to F dominates the D2Q delay.
3. Exponential decay region (black line/square dots). In this region, the
process from F to B is dominant in the total D2Q delay.
5.4.3 Latch Delay Modeling Function
The proposed latch model is divided into two parts: when tDC is big
enough, tDQ is constant; after tDC gets smaller, the model is made up of two
components: linear part and exponential decay part, shown as
tDQ =
{
tDQ0 tDC ≥ tDC0
a · exp (−b · tDC) + c · tDC + d tDC < tDC0 (5.3)
where
tDQ0 = a · exp (−b · tDC0) + c · tDC0 + d
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If the variations of data slew, clock slew and fanout are within a small
range or a large approximation is acceptable during the statistical timing anal-




tDQ0 tDC ≥ tDC0
a1 · exp (−b1 · tDC) + d1 tDC < tDC0 (5.4)
where
tDQ0 = a1 · exp (−b1 · tDC0) + d1
Or even,
tDQ = a2 · exp (−b2 · tDC) + d2 (5.5)
However, over wide ranges of fanout, clock slew and data slew, our
simulation results show that among Eq. 5.3, 5.4 and 5.5, only the model in
Eq. 5.3 can fit tDQ–tDC over a wide range of input data slew and clock slew
very well as coefficient of multiple determination can be maintained always over
0.99. To some approximation, model 5.4 or 5.5 might be acceptable. However,
even Eq. 5.5 would be more accurate then traditional logarithmic function in
Eq. 5.2 as shown in Fig. 5.13. The black dots are experimental results from
HSPICE, the red solid line is the logarithmic fitting and the blue dash line
is exponential fitting. The proposed model shows much better accuracy than
the traditional.
After the latch delay model is proposed under specific fanout, clock
slew and data slew, the fitting parameters in Eq. 5.3 under specific condition
can be extracted and certain table can be built up. The delay in the middle
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Figure 5.13: Compare exponential and logarithmic functions.
The black dots are experimental results from HSPICE, the red solid line is the
logarithmic fitting and the blue dash line is exponential fitting. The proposed
model shows much better accuracy than the traditional.
of nodes on the table has to be estimated. As we have several parameters
such as fanout, clock slew, delay slew, the interpolation problem is formulated
as follows. If f is fanout, cs as the clock slew and ds as the input data
slew. We integrate these three parameters into a three dimensional vector:
~w = (f, cs, ds). Therefore, the multi-dimensional cubic spline interpolation is
considered here. The D2Q delay (tDQ) is a function of ~w and D2C delay tDC ,
given by:
tDQ = f(~w, tDC) = a(~w) exp [−b(~w) · tDC ] + c(~w) · tDC + d(~w) (5.6)
where coefficients a, b, c and d are all variables of ~w.
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5.4.4 A New Latch Model for Internal Litho Variations
The statistical properties of latch is complicated, as only not the in-
put data and clock statistical distribution but also the performance variations
of the devices within the latch will affect the timing performance of a latch.
According to [137], among the process, voltage and temperature variations,
process variations play a significant role in the system performance. Among
the process variations, CD and threshold voltage are two of the most impor-
tant variation sources. As threshold voltage variations induced by dopant
variations is intrinsic and effectively reduced by gate sizing [138] and system-
atic variations of gate length is still dominant the circuit performance [139], in
this work the intra-latch variation analysis focuses on gate length variations.
As pointed out in [71], with the printability difficulty, the gate shape
after lithographic process is no longer rectangular. Traditional compact device
model for rectangular gate shape on layout (while the manufactured gate shape
will be still non-rectangular) will introduce additional error. The key target
of post-litho device compact model is to capture the difference among non-
rectangular gate shapes with good compatibility to current design flow. After
considering different lithographic process corner, post-litho non-rectangular
device model is applied and different latch delay model parameters is extracted
separately.
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5.4.5 Latch Modeling in Statistical Timing Framework
In the latch based high performance circuit, timing is critical and sta-
tistical timing analysis is in strong demand. There are several works [127–129]
which do statistical timing analysis for latch based circuits and the yield of
critical paths and circuit can be well predicted compared with MC simula-
tions. However, in those algorithms and MC simulations, the basic latch delay
model is developed for deterministic timing analysis. In existing timing anal-
ysis, under certain loading fanout, both setup time and D2Q delay are fixed
over different clock slew and data slew. As D2Q delay and setup time are
constant under certain loading fanout, we have:
pQ (tQ) =
{
pD (tQ − tDQ) tQ < tC + tD2Q − Tsetup
0 tQ > tC + tD2Q − Tsetup (5.7)
where pQ (tQ) is the delay distribution of latch output Q, pD (x) is input data
delay distribution, and tDQ is D2Q delay. tC is the clock delay and Tsetup is
setup time. From probability density function (PDF) in Eq. 5.7, cumulative
distribution function (CDF) for each Q delay and final CDF can be calculated.
However, in our proposed latch delay model, there is no need to calcu-
late specific setup time and the D2Q delay is just a function of D2C delay.
Thus, the D2Q delay distribution will be:
pD2Q (tDQ) = pD2C (g (tDQ)) · g′ (tDQ) (5.8)
where g(x) is the inverse function of Eq. 5.3. If Eq. 5.5 is used for approxi-
mation, and data delay distributions are normal and clock delay is fixed at its
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mean value.
tQ = tD + tDQ = tD + a2 · exp (−b2 · (tC − tD)) + d2 (5.9)


































Obviously, such a distribution in Eq. 5.10 is different from the normal
distribution in Eq. 5.7. The experimental results in the follow section would
show the above difference.
5.5 Experimental Results of Statistical Timing with Latch
Over a very wide range (fanout: 1 16; clock slew: 5 100ps, data slew:
5 100ps), our proposed latch delay model Eq. 5.3 can fit the HSPICE simu-
lation results with very high accuracy (coefficients of multiple determination
are always over 0.99). Therefore, in the following discussions and simulations,
our proposed model will be regarded as golden model. we use a typical circuit,
e.g., benchmark s27[140] is used for post-latch SSTA. All other circuits have
similar results.
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5.5.1 The Impact of Clock Slew and Data Slew
As discussed in previous parts, not only D2C delay but also input data
slew, clock slew and fanout can affect the D2Q delay. Fig. 5.14, 5.15 show
the simulation results of D2Q minimum delay variations caused by the above

































Figure 5.14: Minimum Delays’ dependency on clock/input data slews.
The black square dots are latch’s minimum delays at different clock slews and
data slews when fanout is 4; the blue round points are projection on the plane
of minimum delays and data slews; the red diamond points are projection on
the plane of minimum delays and clock slews.
Fig. 5.14 shows that the minimum D2Q delays (among different D2C
delays) depend on clock slews and data slews. The latch fanout of the latch is
fixed to 4. The black square dots in Fig. 5.14 are minimum delays of the latch
at different clock slews and data slews; the blue round points are projection on
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Figure 5.15: Minimum Delays’ dependency on clock slews.
plane of minimum delays and data slews; the red diamond points are projection
on the plane of minimum delays and clock slews. From the figures, under
different clock slews and data slews, the D2Q delays vary over 20ps. As the
overall minimum D2Q delay is less than 20ps, such variation range is about
100%.
Red diamond points in Fig. 5.15 are projection of black square points
in Fig. 5.14 on the plane of minimum delays and clock slews. From Fig. 5.15,
even under the same clock slew, the input data slew can cause about 10ps
D2Q delay variations.
Fig. 5.16 shows the setup time dependency on data and clock slews.

































Figure 5.16: Setup times’ dependency on clock slews and input data slews.
on input data slews. With limited range of data slews, the relationship is close
to linearity as shown in Fig. 5.17.
More simulations show that external variations, such as data slew, clock
slew, fanout, have big effect on D2Q delay (as shown in Fig. 5.18). During
SSTA, these factors can not be omitted.
5.5.2 Statistical Timing Settings Based on MC Simulation
For benchmark s27[140], after gate sizing, Monte Carlo (MC) simulation
of gate length and threshold variations are done on the most critical path made
up of “NAND2 ⇒ INV1 ⇒ NOR2 ⇒ INV ⇒ NAND2 ⇒ NOR2 ⇒ NOR2”.
The delay and slope results are shown in Fig. 5.19.
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Figure 5.17: Setup times’ dependency on input data slews.
Observe that the setup times are strongly dependent on data slews, and the
relationship is close to linearity.




























Figure 5.18: D2Q delay’s dependency on clock slews and input data slews.
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Figure 5.19: The delay and slew distribution of input data.
This is the MC simulation result of the most critical path in benchmark s27.
The mean of delay is 266.3ps with standard deviation of 24.3ps (9.1% of
mean). The mean of slew is 65.4ps while the standard deviation is 4.1ps (6.3%
of mean). The above results were obtained from 10,000 MC simulations. The
relative standard deviation of slew is much smaller than that of delay. One
intuitive explanation is that a path delay is a simple addition to gate delays
while the output slew gets regenerated at each gate in the path. Thus the slew
gets corrected at the output of each gate and the variation is reduced as the
logic depth increases. An implied result is that the delay and slew might not
be highly correlated which was verified from our MC simulations. We found
that the correlation between delay and slew was 0.79 for the path mentioned
in the beginning of this part.
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In Fig. 5.19, the black lines represent the normal distribution fitting of
delay and slew. Compared with slew, the delay distribution is more close to
normal distribution. However, for approximation, it may be acceptable to use
normal distribution for timing analysis.
In this part, the MC simulation results are directly sent to latch as
external variations on data input terminal. The variations of clock delay and
slew are omitted.
Fig. 5.20, 5.21, 5.22 and 5.23 show the simulation results and compares
the Q delay distribution difference between the traditional way Eq. 5.7 (heavi-
side step function) used in [127–129] and our proposed model. The probability
here is the output Q passed latch relative to the input signals.
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Figure 5.20: Q delay distribution based on MC simulation results.
Clock period is 300ps and fanout is 2.
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Figure 5.21: Q delay distribution based on MC simulation results.
Clock period is 300ps and fanout is 4.
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Figure 5.22: Q delay distribution based on MC simulation results.
Clock period is 280ps and fanout is 4.
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Figure 5.23: Q delay distribution based on MC simulation results.
Clock period is 320ps and fanout is 4.
In Fig. 5.20, 5.21, 5.22 and 5.23, Q delay distributions based on MC
simulation results are presented. The red lines are traditional output delay
distribution of latch while the black lines are calculated according to our ac-
curate latch model. The slew variations of clock and input data are omitted.
They are only different in clock period (D2C delay) and fanout.
As the red lines are calculated from traditional latch model and step
function Eq. 5.7, they are marked as “w/o model” rather than the proposed
latch delay model. As practically setting of setup time is tricky, all input
signals will be able to pass the latch and a constant minimum latch delay is
added. After applying setup time, the output PDF and CDF would be cut
when D2C is smaller than the setup time, yet the first part before cutting of
PDF and CDF curves would be the same.
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For the black line in the figures (proposed model and functional D2Q
delays in Eq. 5.3), the probability is also the output Q passed latch relative to
the input signals. Some input signals will fail to pass the latch as input data
is too close to clock signals. Consequently in the figures, the black solid lines
for CDF of the proposed model would not reach 100% within the D2Q range
smaller than 500ps. Another way to explain this is that when the input data
fail to pass the latch, the D2Q delay would be infinite and CDF could only
reach 1 at ∞ point. Only when D2Q delay smaller than 500ps is drawn, CDF
of proposed model could not reach 1 in the figures.
In this part, the data delay and slew data are directly from MC simu-
lations and no normal distribution approximation is adopted.
The results in Fig. 5.20 are from the fact that the latch’s loading fanout
is 2, and the setup time of this latch is 33.4ps and minimum D2Q delay is
33.6ps. Clock delay is 300ps and clock slew is 30ps.
In Fig. 5.21, 5.22 and 5.23 the fanout is 4, the setup time of this latch
is 26.5ps, minimum D2Q delay is 39.9ps, clock slew is fixed at 60ps, and the
clock delays are 300ps, 280ps, and 320ps respectively.
From Fig. 5.20, 5.21, 5.22 and 5.23, we can see that the PDF and
CDF of output Q delay distributions are different. For example, in Fig. 5.20
the two PDFs have 20% difference at the peak. In early range, the CDF
calculated based on method in previous SSTA papers is close to CDF based
on our proposed accurate model. However, even within this range, the PDFs
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of two methods are still different from each other. Such PDF difference will
be accumulated to the delay variations of later stages during statistical timing
analysis.
Fig. 5.22, 5.21 and 5.23 set the clock period to be 280ps, 300ps, and
320ps, respectively. From another point of view, this means that the slacks
are increasing respectively, and the paths become less timing critical. The
traditional way in previous SSTA approaches has high accuracy for statistical
timing analysis for the non/less timing critical path, while for the most critical
paths, the traditional model becomes less accurate and our proposed latch
delay model appears to be necessary.
5.5.3 More Results Based on Normal Distribution Approximation
As shown in Fig. 5.19, the data delay and slew distributions are close
to normal distributions, thus normal distribution approximation is used to see
the effect of correlation between delay and slew on latch delay. The original
means and standard deviations of delay and slew are reserved. Meanwhile, the
mean of clock delay is 300ps with 30ps standard deviation. The mean of clock
slew is 60ps with 8ps standard deviation. The simulation results are shown in
Fig. 5.24, 5.25, 5.26 and 5.27.
Q delay distributions are calculated based on the normal distribution
approximation. The red lines are traditional output delay distribution of latch
while the black lines are calculated according to our accurate latch model.
The variations of clock delay and slew are considered. Fig. 5.24, 5.25 and 5.26
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Figure 5.24: Q delay distributions.
Data delays and slews are set independently and no clock variations.
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Figure 5.25: Q delay distributions.
There are no clock variations and the correlation between data delay and slew
is 0.79 same to MC simulation results.
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Figure 5.26: Q delay distributions.
Consider clock variations and there is 0.79 correlation between delays and
slews.
are different in clock frequency and fanout. Fig. 5.27 compares PDFs of latch
output based on the models of different accuracy levels.
Note that here PDF and CDF are also based on the probability of
signals passing through the latch.
In Fig. 5.24, data delays and slews are set independently and no clock
variations are considered. In Fig. 5.25, there is no clock variation and the
correlation between data delay and slew is 0.79 as same as MC simulation
results. In Fig. 5.26, the clock variations are involved with 0.79 correlation
between delays and slews. Finally in Fig. 5.27, the method in previous latch
SSTA papers (black line) and the condition in Fig. 5.24, Fig. 5.25 and Fig. 5.26
(the purple, red and blue line, respectively) based on the proposed model are
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 Q delay distribution in previous SSTA papers
 No Cor b/t delay & slew of D; no clk Var
 Cor b/t delay & slew of D; no clk Variations
 Cor b/t delay & slew of both D and clk
Figure 5.27: Q delay distributions.
Compares PDFs of latch output based on models of different accuracy levels.
50% error at peak is observed between rough SSTA approach compared with
the proposed accurate latch delay model
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compared in the PDF curves. Obvious difference can be observed. As the left
side and the peak of purple line is larger than that of red line, the correlation
between data delays and slews is helpful to reduce latch delays. However, with
clock variations consideration, the latch delay becomes worse and about 50%
error at peak is observed in previous rough SSTA approach compared with our
accurate latch delay model.
5.6 Summary
We study the latch modeling for statistical timing analysis. A new per-
spective of latch timing is given and a much more accurate latch delay model
is developed which can capture the effect of external variations of delay and
slew from input data and clock. The proposed latch delay model is verified by
simulations over a wide range of external variations and applied to statistical
timing analysis. Compared with existing SSTA works for latch based circuits,
our proposed model shows much better accuracy. The proposed comprehensive
latch model is essential to accurate statistical timing analysis for combining




This dissertation studies the emerging technologies and new phenom-
ena of nanometer scale IC. Starting from the designed layout, by modeling,
optimization and simulation, the work moves ahead to mask and silicon image,
reevaluates devices as well as circuits and connect layout better with silicon
data to reach design and manufacturing closure.
In the manufacturing process stage (Chapter 2), a novel inverse lithog-
raphy technology is proposed for sub-wavelength lithography resolution en-
hancement. It is computationally efficient and practically compatible to in-
dustry standard as well. In addition to developing ILT for nominal process
conditions, a new dose variation aware ILT is presented. The work is verified
by the newest industry 32nm technology and extend the state-of-art 32nm
lithography system to 22nm layout. Further study should improve the local
optimization of mask post processing for mask manufacturability. After de-
veloping efficient defocus models, both dose and defocus variation aware ILT
would be possible if the computation complexity can be under controlled.
If the work in the lithography process stage can be seen as mask opti-
mization and post-layout modeling, the non-rectangular device modeling card
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extends the post-layout to post-litho (Chapter 3). Based on the lithography
simulation results, the non-rectangular gate shapes are extracted and their
effect is investigated by the proposed non-rectangular device modeling card
and post-litho circuit simulation flow. This work is not only the first non-
rectangular device modeling card but also has the advantage of compatibility
with industry standard device models and the parameter extraction flow. Fur-
ther work should also feed the more accurate simulation result back to ILT or
other RET in order to produce silicon image meeting the electrical criteria.
One straightforward solution is to assign the pattern edge errors with different
weights based on the electrical criteria (such as timing and leakage).
Interconnect is playing a more critical role in the nanometer scale IC
design especially on delay. The scattering effect of nanoscale wires is modeled
for the interconnecting plan and different methods of wire sizing/shaping are
discussed in Chapter 4. Based on close form resistivity model for nanometer
scale Cu interconnect, new interconnect delay model and wire sizing/shaping
strategies were first developed. One interesting work in future is to develop
layout and mask co-optimization for metal and via layers. The optimization
target should meet the timing and power requirement of interconnect and
maintain both connectivity and manufacturability.
Based on the advanced modeling of process, device and interconnect,
circuit level investigation is focused on statistical timing analysis with a new
latch delay model in Chapter 5. For the first time, process variations effects
on timing of both combinational logic and clock distribution circuits can be
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integrated together through the statistical timing of latch outputs. Future
direction of this work would focus on either high levels timing analysis in large






Derivation of Chapter 2
1.1 Derivation of Steepest Descent
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1.2 Derivation of CTR Variations
The details of mathematic deduction are shown in follows,
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165






S ′1 · (zj,0 − ẑj) · Ij,0
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